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Abstract
This thesis presents the design and implementation of a standalone, capacitively coupled, occupancy
sensor. Unlike previous iterations, the new sensor is decoupled from the fluorescent lamp. A well
controlled, high voltage amplifier and autotransformer are designed as a replacement source and
operate over a wide range of output frequencies and amplitudes. The sensor electronics are imple-
mented with active sensing electrodes and resistive and capacitive feedback modes are evaluated
for performance. Optimal front end feedback, electrode spacing, and signal source amplitude are
explored. The sensor achieves a detection range of 11 feet for occupancy detection, with capacitive
measurements down to the attofarad level. The application of the sensor as a material detector,
using a linear mixing algorithm, is also found to be feasible.
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Chapter 1
Introduction
1.1 Motivation and Prior Work
The standalone occupancy sensor aims to challenge existing motion and occupancy detection tech-
nology and present a superior alternative. Passive infrared (PIR) sensors are commonplace devices
and have achieved widespread use in various settings, e.g. offices, laboratories, and even restrooms.
This is largely due to their simplicity, which allows for low cost and high volume access to the sensors.
However, a byproduct of the PIR sensor's simplicity is its limits of use. As described in reference [5],
a PIR sensor is effectively limited to motion detection, as opposed to pure occupancy detection, by
low frequency noise and drift due to electronics and changes in the background infrared radiation.
One of the goals of the capacitively coupled occupancy sensor is to detect true occupancy, and
remove any dependency on movement. Implementing large scale capacitive sensing in this fashion
has been proven feasible in previous work [1, 5]. Therefore, pushing the limits of effective occupancy
detection is the next step in the development of the standalone sensor. Doing so is heavily reliant
on mitigating the same noise and drift problems that plague existing sensors.
Previous applications of the capacitively coupled occupancy sensor relied on fluorescent lamps as
a signal source. The primary motivation for this thesis is to eliminate the need for a fluorescent bulb
and to create an independent, standalone sensor. Despite the prevalence of fluorescent lamps, their
utility as a signal source for the occupancy sensor is limited. As a preinstalled system, parameters
of the signal source and sensor configuration that are useful to the application of the occupancy
detector, as a retrofit implementation, are not necessarily controlled. This limits some applications
of the sensor by reducing the degrees of freedom in the system.
An advantage of the standalone system is the freedom to engineer the system with full control
over the operating parameters. Without a fixed and given signal source, like the fluorescent lamp,
the standalone system has the freedom to operate over a range of source frequencies and amplitudes.
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Furthermore, by removing the requirement for the fluorescent lamp as an installation framework
also removes the limits of the sensor electrode configuration. Thus, the standalone sensor is better
suited to be adapted for use in a wider variety of applications.
1.2 Applications
1.2.1 Occupancy Detection
As with previous designs, one of the primary applications of the standalone sensor is occupancy de-
tection based purely on presence. The benefits of eliminating dependencies on motion are numerous
and impact the possible applications of the device. The simplest application is a basic replacement of
the PIR sensor. In an office or laboratory setting, where motion sensors commonly control lighting,
the benefit of pure presence detection is the reduction of false negatives, where the building lights
may turn off while occupants are still present. Breaking this paradigm is the advantage of pure
occupancy detection.
The standalone sensor can also be used to detect motion and occupancy in high security areas.
By not having a lamp as a signal source, the sensor can operate in an ad hoc manner. The stan-
dalone sensor may be used in a conventional high security, limited access area. Along with fixed
or permanent installations, the sensor may also be set up in the field or on the go, as necessary,
because no lamp infrastructure is required.
1.2.2 Object Detection
An alternative and innovative application of the standalone sensor is object detection and differenti-
ation. One method of differentiating between materials is based on the principle that the frequency
response of the permittivity and conductivity of a particular material is different. The design for the
standalone sensor allows for this because the signal source allows for simultaneous multi-frequency
operation.
Once again, this application may be employed in security applications. In a high security settings
such as airports, weapons detection and threat assessment, among other preventative measures are
of high priority. The ability to sense a potentially harmful materials is invaluable in many situations.
1.3 Thesis Overview
This thesis discusses the design and implementation of a standalone occupancy sensor. Emphasis
is placed on increasing the range and sensitivity over previous implementations of the occupancy
sensor. In doing so, a new approach to the front end sensing circuitry is evaluated and sources of
noise and error are minimized.
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The design and implementation of the high voltage signal source, that replaces the fluorescent, is
discussed in Chapter 3. Analysis and design of the front end sensing amplifier and signal conditioning
circuitry is presented in Chapter 4. The overall system performance and results of the system tests
performed are discussed in Chapter 5. Finally, the thesis is concluded in Chapter 7 with a discussion
of the results, system limitations, and future work. Appendices follow with relevant schematics,
board layouts, and code.
17
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Chapter 2
System Overview
A lumped element system model for the standalone sensor system, shown in Figure 2-1, may be
applied to simplify and visualize the measurements of interest. Furthermore, the model provides
useful insight into the system to aid and drive design.
Cse / +AC -AC Cse
id/2 id/2 0
"VVs
Zd Zd
Figure 2-1: The lumped element model for the capacitively coupled occupency sensor.
The model depicts the dominant lumped capacitances of the system, comprised by the source to
receive electrode capacitance, Cse, in parallel with the variable capacitance from the source to the
electrodes, +AC and -AC, which are dependent on the presence of an occupant. These variable
capacitances sensed by the system are significantly smaller than the fixed source to receive electrode
capacitance. Previous work modeling the system provides approximate capacitances for the model
which are used in the design of the standalone sensor [1].
The measurement of interest is the current into each of the front end op-amps, whose inputs
are modeled by a small impedance, Zd. The impedances through the front end amplifier are small
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because in feedback they appear as nearly a short circuit. A common-mode feedback path drives each
amplifier to a known potential, which has some impedance path to the source ground through Zcm.
Because the common mode feedback drives the amplifiers and attempts to attenuate the common
mode signal, its path to the source ground is small.
125.0128
125.0126
125.0124
125.0122
125.012
125.0118
125.0116'
10-2 10-1 100 101
Zd (Q)
Figure 2-2: Modeled sensed current, Id, as a function of Zd. VF, 200 V, Zcm 1 mQ, f 10 kHz
As shown in Figure 2-2, for a fixed AC, the sensed current increases for smaller Zd and Zcm.
This suggests that large common mode rejection is desirable in order to maximize the sensed current.
As Zd and Zem go to zero and the loop gain of the front end becomes large, the sensed current to
one electrode is
. Cse AC)
tSeflSe =VsWc Co + AC). (2.1)
This holds for all cases where the occupant is relatively far from the sensor, and AC < Cse. In the
end, this model allows for a calculation of the minimum detectable change in capacitance for the
standalone system
A Cmin sense
wcvs
(2.2)
1 Vmin
WCV 8 GsysZ'
where isense = id, Vmin is the minimum detectable voltage at the input to the analog to digital
converter, Gsy, is the overall system gain, and Zf is the front end transimpedance gain.
A block diagram depicting a standalone system is shown in Figure 2-3. The full system consists
of the following elements:
* A high voltage signal source to drive the source electrodes
* A front end amplifier on the receive electrodes
* A signal conditioning chain and microcontroller interface on the sensor board
The high voltage source drives an electric field. The targets present in the sensing space perturb
20
Noise
Sources
HV 
_,Source Target(s) :Receive Sensor 
-- PCSource Electrode Electrodes Board
Figure 2-3: Diagram of the generalized standalone occupancy sensor.
the field and affect the coupling to the receive electrodes. The front end amplifiers, located on the
receive electrodes, transduce the currents at their inputs, according to the local feedback network.
Additional gain is applied and the sensed signal is transmitted via a coaxial cable to the signal
conditioning electronics on the sensor board. The received signal is further amplified as necessary
and then synchronously detected using a full bridge. A set of RC low pass filters remove the ac
component and pass it to an instrumentation amplifier, which level shifts the signal to the midscale
value of the supply range of the ADC. Lastly, the digital representation of the sensed capacitance
change is passed to a computer for data collection and analysis.
2.1 System Requirements
The primary goal for the standalone sensor is to lower the minimum detectable capacitance change.
Previous sensors achieved capacitance measurements as low as 10 fF [5]. Pushing the minimum
detectable capacitance even lower is desirable in order to increase the sensitivity of the system. As
noted from Equation (2.2), this can be done in a number of ways, including increasing the source
amplitude and operating frequency. A conservative calculation places the minimum capacitance
detectable by the standalone sensor at
100 p
A Cmm - -0 P 80 aF. (2.3)(27r10 kHz) (200 V) (10) (10 kQ)
Though exceptionally small, it is not uncommon for capacitance measurements to be of such a
small resolution. Impedance spectroscopy, electrochemical impedance measurements, and ac current
sensing atomic force microscopy are just a few applications in which attofarad measurements have
been performed [7, 8, 9, 10, 11]. An important difference is the physical scale of the measurement
space. The standalone system aims to make these measurements over a large volume in comparison
to those described in the references.
In order to measure such small capacitance changes, the sensor must maintain a suitably low
noise floor and be able to reject unwanted, erroneous signals. Furthermore, errors, in the form of
offset and drift, introduced by the sensor electronics must also be kept as low as possible. One
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method of doing so is to null the differential measurement made by the electrodes. This means that
the receive electrodes couple to the source equally; thus, in the absence of an occupant, and any
detection, the differential output of the sensor is zeroed.
2.2 Fundamental Limits of Detection
2.2.1 Occupancy Detection
Occupancy detection refers to the sensing of an object purely based on proximity, with no dependence
on motion, heat, or sound. For detecting an average person, about 5 feet 10 inches tall and 180
pounds, the detection range of the system is defined to be the farthest distance away from the sensor
that yields a correct positive result, i.e. detecting an occupant when an occupant is actually present.
Naturally, the larger the detection range, the larger the volume over which an object may be sensed.
There are two paradigms: near and far detection. Near detection, or detection localized about the
sensor when distance is not the goal, does not suffer from low sensed signal amplitudes. Rather the
more important factor, when purposefully within the detection radius, is the system sensitivity and
minimizing the smallest detectable occupant. Far detection, as noted, attempts to push the range of
the system. In either case, the signal to noise ratio (SNR) is the key metric to be maximized. Near
the sensor, the dynamic range of the system must be sufficient to handle a wide swing response. Far
from the sensor, the noise floor of the system must be kept low in order to decrease the minimum
detectable signal.
The proximity sensing, described further in Chapter 4, method uses the magnitude of the mea-
sured in phase and quadrature signals from the synchronous detector. For this application, magni-
tude errors are the greatest concern and limit the resolution.
Noise, Drift, Offset and Dynamic Range
As an object moves farther and farther away from the sensor, the point to point change in capacitance
decreases along with the sensed input current. When the input current drops below the noise floor
of the system, the object is no longer detectable. This noise floor is defined as the root mean
square (RMS) noise of the entire system. The system noise is assumed to be represented by a
Gaussian distribution. This means that the three sigma rule may be applied to detection decisions.
The rule states that 99.7% of the values of a distribution are within three standard deviations, or
sigmas, of the mean. In the context of the sensor, this suggests that the level of confidence with
which a measurement may be considered a true positive detection can be determined by its value
above the noise floor. Thus, lowering the noise contributions of the electronics and mitigating noise
contributions from the environment are a must in order to increase the detection range.
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Furthermore, the negligible drift enables presence based detection. System drift, regardless of
the source, hinders the detection capabilities of the system by corrupting the relationship between
past and current measured values. For instance, a static object within range of the sensor should
result in a constant measured response. This may not always be the case with drift present and the
system may begin to break down.
Measurement offsets may also negatively affect system performance by reducing dynamic range.
This is primarily a concern when close to the sensor, where the signal amplitude is largest. A
reduction in the dynamic range translates into a reduction of sensitivity because the sensed signals
may be clipped by the limited range.
Electric Field Drop Off
Physical limits also apply to the capacitively coupled occupancy sensor. The farther away an object
is from the signal source, the smaller the disturbance in the electric field measured by the system.
Occupancy detection is limited by strength of the electric field and the rate at which it weakens as
a function of distance.
The drop off of the electric field for different electrode configurations is currently an active area
of research. The parameters that affect the field include, but are not limited to, the signal source
amplitude, the electrode configuration, and the size of the electrodes. The effects of these parameters
for some example configurations are investigated in Chapter 5.
2.2.2 Object Detection
Object detection has similar concerns to occupancy detection. It differs slightly because it aims to
differentiate between materials. However, this sensing application is less concerned with the distance
of the detection field. Material differentiation is to be performed well within the range of the system,
since the granularity and sensitivity of the sensor is much more important.
Another major concern for this application is reproducibility. Based on the method to be ex-
plained in Chapter 6, the object detection algorithm uses the amplitudes of the in phase and quadra-
ture measurements at two different frequencies. The algorithm uses calibration trials as references
for object detection.
2.3 System Dynamics
Another consideration in the design of the source and sensor electronics is the placement of the
closed loop poles and zeros. Close proximity between the operating frequency and the poles and
zeros leads to undesired errors in amplitude and phase. In general, poles and zeros are not well
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controlled both initially, as well as over time and temperature. Placing these singularities away from
signal frequencies minimizes their time-varying effects.
The dynamic characteristics of each stage are specified, in large part, by passive components.
These resistors and capacitors are prone to drift and mismatch; this, in turn, translates to shifts in
the pole and zero frequencies. Errors arise in both magnitude and phase and their severity depends
on the proximity of the system poles and zeros and operating frequency. A simple RC low pass filter,
such as those found in the signal conditioning circuitry, illustrates the potential effects of these errors
well. The passive components define the passband and stopband regions, denoted in the bode plot
in Figure 2-4.
-,Cutoff Frequency
-10
-20
Passband Stopban
-45 -
11- 1o0 1o 102 1 -3
Frequency (Hz)
Figure 2-4: Bode plot of a model low pass filter.
A change in resistance or capacitance moves the cutoff frequency. As a result, the operating
frequency may be pushed into the stopband or, conversely, the passband may be extended and
erroneous inputs attenuated less. The phase incurred at the output is also affected, more so than
the magnitude. This can be observed qualitatively from the bode plot. Operating in the passband a
decade away from the cutoff frequency offers no significant attenuation in magnitude, but the phase
incurred from the filter is already significant.
Analysis along these lines can be extrapolated for the operation of the system as a whole. Op-
erating near the poles and zeros at any stage makes the entire system susceptible to magnitude and
phase errors. Magnitude errors primarily result in signal attenuation through the signal condition-
ing. Phase errors indirectly affect the amplitude of the sensed signal by altering the phase of the
signal at the synchronous detector. As will be described in Chapter 4, phase offset between the input
signal and multiplied signal at the synchronous detector results in attenuation at the output. This
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matters less for proximity detection since the magnitude of the in phase and quadrature amplitudes
is found. However, these errors pose a larger problem for object detection where both individual
amplitudes are needed.
2.4 System Partitioning
The gain in the system is distributed to provide a tradeoff between bandwidth and signal-to-noise
ratio (SNR). The general principle for distributing the gain is conflicting. Gain should be applied
as early as possible to maximize SNR. However, it should also be cascaded over several stages to
maximize the gain bandwidth product.
Figure 2-3 presents a reference for the input referred noise of the standalone system. The noise
at the input to the sense electrodes, nr, is the combination of the noise contributed by the source,
n2 c and the noise contributed by the sensor electronics, n2, sesor, given by
1An 2r + n, 2~ o (2.4)
ni = r!c +GSY osenso, (.4
sys
where A is the attenuation ratio of the source signal to the input of the sensor and Gsys is the overall
system gain. Because A is so small, the noise contribution of the signal source is minimal compared
to that of the sensor electronics. This implies that the bulk of the noise in the system is from the
sensing electronics.
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Chapter 3
High Voltage Signal Source
The fluorescent lamp as an electric field source is inconsistent, non-uniform, and prone to drift,
largely because of the properties of the plasma inside the bulb. As one of the goals of the standalone
sensor is to improve upon the fluorescent lamp, a new signal source is needed to drive the electric
field to sense changes in capacitance.
The benefit of the standalone source is that the idiosyncrasies of the fluorescent lamp, with
its alternating linear voltage profile and lumped node model, no longer need to be addressed [1].
The electric field source consists of a plate driven by a high voltage amplifier with a sinusoidal
reference. The operating range is chosen to be between 10 kHz and 100 kHz, and the output signal
amplitude can be as large as 500 V from an input reference of less than 1 V. Furthermore, for sensor
applications that require multiple simultaneous operating frequencies, the reference source is capable
of outputting summed sinusoids.
The performance of the high voltage source determines the performance of the entire system.
The most important consideration is the drift at the output of the source. Maintaining a steady
output ensures that all sensing is possible and reliable.
To provide better performance than the fluorescent lamp, the signal source needs:
" Variable amplitude
" Wide operating frequency range
* Low noise floor
" Small short and long term drift
In this chapter, a general analysis for the design is discussed first. Specific implementations are
detailed when necessary to illustrate design decisions.
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3.1 Circuit Design
The general approach to designing the high voltage signal source is to amplify the input signal as
much as possible, through op-amp stages, then rely on a transformer to further increase the output
signal amplitude. The gain is broken up into multiple stages to maximize the system bandwidth.
Noise performance is traded off, but as illustrated in Chapter 4, the attenuated source noise is
negligible in comparison to the input referred noise at the sensing input. A block diagram of the
full circuit, shown in Figure 3-1, outlines the stages of the signal source.
The circuit consists of a digital to analog converter synthesizing the input sine wave, which is
fed into a preamplifier and then a closed loop power amplifier stage with an autotransformer.
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Figure 3-1: The block diagram of the high voltage signal source.
Two DDS sine sources are summed and their offsets nulled. Gain
is applied on the sensor board, G0, then sent via coax cable to the
HV board. A pre-gain stage, G 1, follows and then a proportional-
integral controller for the power op-amp and autotransformer.
3.1.1 Digital to Analog Synthesis
The input sine wave is synthesized by a direct digital synthesis (DDS) chip, the AD9837, which is
controlled via the serial peripheral interface (SPI) from a microcontroller. The AD9837 contains a
digital to analog converter (DAC) along with other circuitry such as memory and logic, to generate
a programmable sine wave at its output. Both frequency and phase offsets are controllable via the
SPI bus.
The AD9837 output is constructed by clocking through a read only memory (ROM) that contains
a lookup table. This table is used to convert the programmed input to the appropriate analog output.
This output is created by an internal 10-bit DAC which makes the output voltage quantization 4 mV.
The output frequency is given by
fot fmclk FREQREG, (3.1)228
where fmclk is the master clock frequency and FREQREG is the value programmed into the frequency
control register. This constrains the output frequency to a resolution of 0.01 Hz.
The output signal spectrum is comprised of the output frequency with harmonics at multiples of
sin x
the master clock frequency [2]. The magnitude of the harmonics falls off according to , where
x
,7r - f
X fmck If the output frequency is close to the master clock frequency, it is possible for the higher
frequency harmonics to contribute significantly to the output . The highest operating frequency of
the standalone sensor is 100 kHz. The master clock is maintained at 2.67 MHz, which makes the
largest harmonic a small fraction of the fundamental
(2.67 MHz-100 kHz)
A, = 2.67 Mz- Hz) Afundamental = .0388 - Afundamental. (3.2)
2.67 MHz
This implies that the harmonic content of the AD9837 is small.
Due to the capabilities of the DDS and its unipolar supply, the output is limited in amplitude and
contains a dc offset. While neither are prohibitive, both must be addressed to best drive the high
voltage amplifier. In order to accommodate simultaneous multiple frequency output, two waveforms
are generated by two separate, selectable, DDS chips and subsequently summed.
A summing amplifier, pictured in Figure 3-2, is used to add and scale the outputs of the waveform
generators, according to:
out = -Rf V+ Vdds2 + V+ , (3.3)Rdds Rdds Rde
where each voltage input is scaled by the ratio of the feedback resistor, Rf, and the scaling resistors,
Rdd, and Rd,. The ac and dc components of each signal are explicitly written to illustrate the
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additional undesired dc voltages. The applied gain at this stage is controlled by the ratio of the
feedback resistance to the scaling resistances. The gain increases the signal amplitude, thereby
resolving the low output amplitude of the DDS chips. However, the dc offsets are amplified at the
same time.
vOS vddsl Rdds
Vdc Rdc
+±
Rf
Chp
LT1806 +
-- U
Figure 3-2: The circuit diagram of the summed, synthesized analog
is set by making Vdc negative. It is scaled by Rd,, whose value is
two DDS chips are on.
sinusoids. The offset subtraction
chosen based on whether one or
Two approaches are taken to handle the offsets of the synthesized waveforms. The first method
consists of subtracting as much of the offset as possible. Doing so enables as large a gain as possible
to be applied at the summing amplifier. The amount of dc subtraction required is dictated by the
system configuration. Single frequency operation requires only one DDS chip and disables the other,
leaving only one dc offset to negate, while multifrequency mode requires twice as much subtraction.
By making Vdc negative, the approximately 300 mV offset applied by each DDS chip can be negated.
The amount of subtraction is controlled by Rd, as noted in equation (3.3). With Vdc fixed at -5 V,
Rd, is halved when both DDS chips are active, or kept at its nominal value with only one active
DDS.
It is vital to subtract the offset as entirely as possible in order to maximize the gain applied
during this stage. Any remaining offset will be amplified and lower the maximum voltage swing at
the output. Thus, the largest gain that may be applied is
F < VpeakG<VOFF + Vamp (3.4)
where Vpeak is the peak output voltage of the summing op-amp, VOFF is the sum of the dc offset
voltages, and Vamp is the sum of the ac amplitudes.
The remaining offset is removed by a high pass filter placed at the output of the summing
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amplifier. It is important to keep the cutoff frequency of the filter
fc1to = 2-::: , (3.5)ftff 27rRhpChp'
far from the operating frequency in order to avoid attenuating the signal and to limit any phase
offset. Pushing the cutoff lower in frequency requires increasing the resistance and capacitance
accordingly. However, a larger capacitor leads to larger settling times, which affects how the filter
reacts to drifts in the offset.
The last piece of the high voltage signal source on the sensor board is the cable driver. The
output of the summing amplifier is sent to the high voltage board via coaxial cable. An op-amp is
used with proper impedance matching to drive the cable and avoid corrupting the signal.
Implementation
The implementation uses the components from Table 3.1. The inputs to the summing op-amp are
scaled equally. The offset subtraction is varied by changing Rd,, in order to cancel the offset imparted
by the DDS chips. With the summing op-amp powered by ±5 V supplies, a gain of 10 was chosen
such that, with one DDS active, the total offset at the summing op-amp input may be
VOFF < - - (5V - 10 . 0.3V) (3.6)10
< 0.2 V. (3.7)
This is much larger than any expected offset and should be more than sufficient.
The cutoff of the high pass filter is set to 160 Hz, which is far from the lowest operating frequency
of 10 kHz. At two decades above cutoff, the output is well within the passband. Thus, the magnitude
error at the output is insignificant and the added phase at the output is much smaller than one degree.
This also ensures that drift, in either direction, of the pole frequency has little effect on the output.
Lastly, the filter settles within 6 ms, which is a tenth of the duration of the sampling window.
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Table 3.1: Sine Synthesis and Conditioning Components
Component Value
Summing Amp LT1806
Cable Driver LT1806
Gain 10
HPF Cutoff 160 Hz
Rdds 1 kQ
Rdc 9kQl7kQ
Rf 10 kQ
Rhp IkQ
Chp 1 pF, film
3.1.2 Pre-Gain and PI Controller
Operating at high gains over the nominal frequency range places strict demands on the op-amps used
in the signal source chain. These components must operate with sufficient bandwidth and slew rate.
Furthermore, the inputs to each stage must be kept within the acceptable limits for the op-amps
used. If these criteria are not met, the output of each stage may be distorted. Figure 3-3 presents
the first two op-amp stages on the high voltage board. These first two stages are designed with
the AD8620 and powered from ±12V supplies. Despite these supplies, the inputs of the AD8620
are limited to ±10.5V, while the outputs reach ±11.84V. These specifications set the limits of the
operating voltages for these op-amp stages.
The pre-gain stage is configured as a non-inverting amplifier with adjustable gain set by a poten-
tiometer in the feedback path. The adjustable gain at this stage determines the final output ampli-
tude of the signal source. This potentiometer must have a small temperature coefficient in order to
lessen the amount of drift in the source. The second op-amp is configured as a proportional-integral
(PI) controller with proper compensation in its feedback path. The control characteristics will be
discussed in more detail in Section 3.1.5. The bottom half of its feedback network, Rf 2 , is comprised
of the parallel combination of the resistors in the voltage divider feeding back a fraction of the high
voltage output.
Slew Rate Limitations
The slew rate dictates the highest acceptable operating frequency and largest acceptable voltage
amplitude for each stage. The slew rate of an op-amp is related to the peak voltage at the output
by:
SR = dt , (3.8)dt
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Figure 3-3: The circuit model for the first two op-amp stages: a pre-gain stage followed by a
proportional-integral controller. Here, Rf 2 is the parallel combination of the high voltage divider at
the output of the signal source, given by Rdl IRd2-
and is determined by the internal topology and biasing. The slew rate, as a function of the input
frequency, f, and amplitude ceiling, Vpk, is given by
SR > 27rf - Vpk. (3.9)
This relation sets the minimum slew rate necessary for the op-amp to produce an undistorted output
for a given frequency and peak voltage.
For the purposes of the pre-gain op-amp and PI controller, the minimum slew rates necessary at
the extreme ends of the desired operating region and for ideal operation are
SRmin 27r- 10 kHz. 12 V 0.75 V/ps (3.10a)
SRmin =27r- 100 kHz. 12 V 7.5 V/ps, (3.10b)
which fall well below the specified 60 V/ps slew rate of the AD8620 [3].
Failing to reach the minimum slew rate does not necessarily prohibit all functionality. Instead
it lessens the output capabilities of the system, in one of two ways. If a stage can not meet the
minimum slew rate specification, the op-amp may be driven at a lower frequency or signal amplitude
to reduce the minimum slew rate. Conversely, if the slew rate criteria is disregarded the output signal
will appear distorted.
Per Stage Bandwidth Requirements
Another characteristic vital to the performance of the high voltage signal source is the bandwidth
of each stage. The op-amps used in each stage must be capable of running at the highest operating
frequency of the system. Furthermore, the product of the applied gain, G, and operating frequency,
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f, must remain constant, as dictated by the op-amp's specified gain bandwidth product (GBW):
GBW = Gf. (3.11)
The GBW is also based on the internal topology and technology of an op-amp and guides the design
decisions regarding the maximum gain that may be applied for a given frequency. The larger the
gain applied the lower the bandwidth. Thus, in applications requiring high gain, the op-amps used
must have sufficiently large bandwidth in order to accommodate the large gain. The GBW of the
AD8620 [3], at 25 MHz, is much larger than the highest operating frequency.
Offset Considerations
Because the eventual output of the signal source is a transformer, offsets propagated through the
signal chain are of particular concern. Offsets at the input of the transformer can result in increased
losses and possible saturation. Sources of additional offset may include op-amp input offset voltage
and input bias current. The input offset voltage is the voltage necessary to force the op-amp output
voltage to zero with no inputs present. However, when inputs and feedback are present this offset
voltage will be amplified alongside the signal:
Vout G(vin + Vos) (3.12)
Input bias current are a fundamental property of an op-amp. Ideally, no current flows into or
out of the input of the op-amp, but in reality some current is required to bias the input transistors.
For the case of the signal source gain stages, a worst case offset contribution from the input bias
current of the op-amp can be expressed as:
Voffset =:IB(Rf Ry), (3.13)
where IB is the input bias current and both Rf and Rg are the resistances in the non-inverting
op-amp feedback network. This applies to both stages. The pre-gain stage input sees the resistance
of the potentiometer. At dc, the feedback capacitor of the PI controller is effectively open and
the input sees the voltage divider resistance. Therefore, if both stages use the AD8620, the total
expected offset at the output can be given by the sum of the gain offset product and the offsets due
to the input bias currents:
Voffset (Gi + G2) Vos + (Rf i + Rf2)I. (3.14)
Rf&, denotes the lumped feedback resistances of each stage. Mitigating the offsets at these later
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stages is an important consideration for the signal source.
Implementation
The components implemented in these op-amp stages are listed in Table 3.2. The input bias current
of the AD8620 is a mere 10 pA and even with extremely large feedback resistances may be safely
ignored. However, the input offset is listed at 250 pV, which means that large gains can potentially
result in millivolt level offsets at the outputs of these stages. Since a 10 kQ potentiometer is used in
the feedback of the pre-gain stage, the maximum gain and bandwidth are
9 kQ
Gmax 1 + = 91, (3.15a)100 Q
GBW
BWmax - = 275 kHz. (3.15b)
Gmax
Gain errors in the system may arise if the potentiometer is particularly sensitive to temperature.
The error itself is less of a concern than the potential gain drift. A 5% error in the overall gain
will lower the overall output voltage, but may be accounted for by simply increasing the gain.
However, temperature related drift, which translates to a temperature dependent gain, produces long
term effects that hinder the performance of the sensor. The Vishay Accutrim 1260W series 10 kQ
potentiometer used has a low temperature coefficient of ±10 ppm/0 C, but because the potentiometer
is used radiometrically, the actual gain temperature coefficient is much lower.
Table 3.2: High Voltage Pre-Gain and PI Controller Components
Component Value
Op-Amps AD8620
Rfi 10 kQ pot, Accutrim 1260W
Rf2 10kQ I 1MQ
cc 330 pF
3.1.3 Wide Rail Power Operational Amplifier
The third stage is designed to use the OPA452 power op-amp, which has a much wider supply
range compared to the previous stages. This voltage translation allows for another stage of closed
loop amplification. Increasing the supply range enables the stage to further amplify the signal and
increase the potential output voltage swing. The third stage amplifier and the output transformer,
with its compensation, are shown in Figure 3-4.
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Figure 3-4: The circuit diagram of the wide swing op-amp and output autotransformer.
Gain Limitations
This stage is configured as another non-inverting amplifier with a fixed gain of two. The reason
for such a conservative gain can again be explained by the slew rate and gain bandwidth product
limitations. Similar to equation (3.10), the minimum slew rate necessary to utilize as much of the
wider rails as possible is
SRmin = 27r - 10 kHz . 40 V 2.5 V/ps, (3.16a)
SRmin = 27r - 100 kHz . 40 V 25 V/ps. (3.16b)
The specified slew rate for the OPA452 is 7.2 V/ps [4]. This means that the low end of the operating
frequency range is within bounds, but the high end far exceeds the capabilities of this op-amp.
While this again does not prohibit all functionality at higher frequencies, it does require a lower
peak voltage at 100 kHz to remain operable. The potential output voltage from this stage is capped
at ±39 V from the supplies, but decreases as frequency increases based on the slew rate and operating
frequency. The relationship between the peak output voltage and frequency is shown in Figure 3-5
and given by
SR 
_ 7.2 V/ps2rr - = .f (3.17)
2-r f 27r f
A large gain not only pushes the voltage output limit of the op-amp by forcing it to operate
near its rails, but also affects the stability of the entire system. As discussed in Section 3.1.2, large
gains lower the stage crossover frequency. The gain bandwidth product of the OPA452, which is
specified to be 1.8 MHz, limits the amount of gain applied at this stage. Such a low GBW, only
about one decade away from the highest operating frequency, places further emphasis on remaining
conservative with the gain applied at the third stage to operate the stage below crossover.
37
Maximum Output Voltage Swing vs. Frequency
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Figure 3-5: OPA452 Peak Output Voltage vs. Frequency
Output Resistance
The internal output resistance of an op-amp can cause stability issues when driving a capacitive
load. Due to its configuration as a non-inverting amplifier, the apparent output resistance of the
component is scaled by the ratio of the open and closed loop gains, given by
Rou r ACL. (3.18)
As a result, small gains result in exceedingly small output resistances. This allows an op-amp to
appear as a better voltage source. However, the op-amp output resistance, ro, along with any
load capacitance will create an extra pole in the loop transmission. The location of this pole may
potentially cause the op-amp to become unstable. The lower the output resistance, the lower the
frequency of the additional pole, which further reduces the crossover frequency of the stage. Further
feedback analysis is discussed in Section 3.1.5.
Implementation
In line with the the design parameters, the third stage was set to a gain of 2, which means that the
bandwidth of the stage is limited to 900 kHz. In order to accommodate the high end of the operating
frequency range, the stage is driven such that the largest output voltage is not greater than
Vo 7.2 V s - 11.4 V. (3.19)
2,7r100 kHz
This lowers the maximum possible output voltage, but is necessary to meet the slew rate requirements
for the OPA452. The rails of the op-amp were then reduced to ±25 V since the extra headroom was
unnecessary. Table 3.3 lists the implemented parameters for the wide rail gain stage.
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Table 3.3: High Voltage Wide Rail Gain Stage Components
3.1.4 Autotransformer
The final stage of the high voltage signal source is the output transformer. The transformer design
for a single ended source is a single winding autotransformer, as depicted in Figure 3-4. This type
of transformer consists of one winding with at least one center tap. By using an autotransformer
less copper is needed and leakage inductances are smaller in comparison to an isolated transformer.
Given a current density, J, and a cross sectional area, A, the current, I, through a conductor is
given by:
I = J .A. (3.20)
Furthermore, for a transformer, with N turns on the primary or secondary, the total effective cross
sectional area, and in a sense the amount of material used, is:
Atotal = I (3.21)
Given equal current densities and areas, the ratio between an autotransformer and two winding
transformer is related by:
autotransformer material 
_ (Nt - N8 )I, + Ns (1 - I(,)
two winding material NtIp + NsI '
where Nt is the total number of turns of the autotransformer, which is equivalent to Np, the number of
turns on the primary of the two winding transformer. Simplifying and recognizing that NtIp = N1 8
from fundamental transformer properties, results in:
autotransformer material N,
-1-(2)two winding material Nt '
confirming that the autotransformer makes more efficient use of its material. This makes for a
physically smaller and lighter component.
The autotransformer is also more efficient electrically. Compared to a two winding transformer,
it experiences lower losses through the secondary leakage impedances. This is detailed by examining
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Component Value
Op-Amp OPA452
R, 50 kQ
R2 50 kQ
Re1 1OQ
Rc2 1 kQ
CcI 2.2 pF, metal film
VP iR8 ,X8
Rs,7Xs Vs ZL
(a) Step down model for the autotransformer.
RP Rs (N - 1)2
Xp im Xs(N 1)2
Re XM
ic tM
(b) Equivalent circuit model for the autotransformer.
Figure 3-6: Two circuit models for the autotransformer.
the voltage loops of the circuit model of the autotransformer, shown in Figure 3-6. Using Kirchhoff's
voltage laws, these loops can be expressed as:
V, = E, + Ip(Rp + jXp) - (I - Ip)(Rs + jXs) (3.24a)
Es = Vs + (Is - Ip)(Rs + jXs). (3.24b)
The losses seen at the primary due to series resistances and leakage inductances can be found by
the conversion Ep = NE,. Substituting this back into equation (3.24a), and simplifying results in:
V = NV + N(Is - Ip)(Rs + jXp) + I,(Rp + jXp) - (Is - Ip)(Rs + jXs)
= NVs + Ip [(Rp + jXp) + (N - 1) 2 (Rs + jXs)],
where the losses are:
Ri =R + Rs(N - 1)2 (3.26a)
X = Xp + X8 (N - 1)2. (3.26b)
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The ratio between the autotransformer secondary losses and those of a transformer with isolated
windings is given by:
(N - 1)2  (3.27)
N 2  ,
again confirming the higher efficiency of the autotransformer due to its lower losses.
The autotransformer is not without its disadvantages. For example, there is no isolation. While
this may be problematic for other applications, the standalone signal source does not demand it. In
fact, the opposite is the case; the non-isolated output of the autotransformer allows for a feedback
path to be wrapped around the transformer to the PI controller.
The lower leakage inductance of the autotransformer is advantageous for the sensor signal source.
Since the output of the transformer drives a coaxial cable, the cable capacitance may resonate with
the leakage inductance. The frequency of this resonance is
1
fresonance - 2 LC (cable' 3.28)
where Lj is the leakage inductance of the transformer and Ccable is the cable capacitance. The cable
capacitance is a fixed parameter of the coaxial cable that increases with every additional segment.
Thus, reducing the leakage inductance as much as possible forces the resonant frequency higher and
farther away from the operating region. For damping, a resistor, R,, may be placed in series with
the input of the autotransformer. It may be chosen so that
RC = ,(3.29)
Ccable
but too large of an R, reduces damping of the parallel resonance with the magnetizing inductance.
This implies that small leakage inductance is preferable.
Inductance, Core, and Turns Design
The design of the primary of the autotransformer is not unlike that of the two winding version.
Based on the core parameters, required peak voltage, and operating frequency, the magnetizing
inductance and required turns may be designed. The magnetizing inductance may be determined
by
Lm,min ( k A (3.30)
where AL, the effective inductance per winding, Bsat, the maximum peak flux density before reaching
core saturation, and A, the effective area, are parameters specified for a given core. The peak
expected voltage at the output of the transformer is Vpk. The minimum magnetizing inductance is
41
primarily dictated by the maximum output current of the amplifier, Imax amp, driving the coil
L n VprimaryWImax,amp (3.31)
With this in mind, the minimum required turns can be found by
Np,min = ALm n. (3.32)
The core used in the design is the Ferroxcube P42/29-3B9 and its specifications are listed in Table 3.4.
The corner cases for the minimum magnetizing inductance and primary turns of the design are
printed in Table 3.5.
Table 3.4: P42/29-3B9 Core and Material Specifications
Parameter Value
Effective Area Ae 265 mm2
Maximum Flux Density Bsat 470 mT
Inductance per Turn AL 11500 nH/N2
Table 3.5: Autotransformer Design Corners
Vpk f Lm Np
200 V 10 kHz 7.5 mH 26
200V 100kHz 75pH 3
500 V 10 kHz 46.9 mH 64
500 V 100 kHz 469.5 pH 7
Implementation
The autotransformer was wound according to the 10 kHz and 200 V design, but operates up to
100 kHz and 500 V. The magnetizing inductance was doubled for margin, and other parameters are
listed in Table 3.6. A threaded nylon rod and a pair of nylon nuts are used to clamp down the
two halves of the core. Before clamping, it is imperative to remove any debris that may prevent
a flush mating of the core halves. Even the slightest air gap between the halves is detrimental to
its performance by decreasing the magnetizing inductance of the transformer, which increases the
magnetizing current.
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Table 3.6: Autotransformer Parameters
Winding Turns Gauge Lm Li RL Cinterwinding fresonance
Primary 38 32 AWG 14.57 mH 12.5 pH 16 Q 400 pF 25 kHz
Secondary 380 32 AWG 1.76 H 12.5 pH 1.7 kQ 400 pF 25 kHz
3.1.5 High Voltage Feedback and Control
Driving Cable Capacitance
As depicted in Figure 3-7, the output of the third stage of the signal source is loaded by the
parallel capacitance combination, CL,p, of the transformer interwinding capacitance and the reflected
capacitance at the primary due to the coaxial cable at the output of the secondary.
OPA452
-- R,
L - -- --- JCL,, ZL,p
R2
R1
Figure 3-7: The circuit model for the third gain stage op-amp and reflected load with out-of-loop
compensation resistor R,.
The reflected load capacitance seen at the output of the third stage is found by
CLP (N: ). CLs, (3.33)
which shows that CL,p can present a large capacitive load. Furthermore, since the load capacitance
is dominated by the cable capacitance, the longer the cable, the larger the load capacitance. This
load, in combination with the output resistance of the op-amp, adds a complex pole if the inductance
is include. When overdamped, the pole that matter is
1
f = .F C(3 34)27Ur''0CL
As the load capacitance increases, the frequency of the pole is lowered. If this pole is lower than the
unity gain frequency of the op-amp, the phase and gain margins will suffer and consequently the
op-amp may become unstable.
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A zero can be added in order to mitigate the effects of the pole. This can be done by placing
a resistor at the output of the op-amp, R, in Figure 3-7, which interacts with the load capacitance
creating a zero at a frequency of
1fz = C. (3.35)27r R, CL
Proportional-Integral Controller
The output of the transformer is passed through a voltage divider and fed back to a proportional-
integral (PI) controller. The feedback network is designed to operate with unity gain at dc, while ac
Vin + P P (s) p o t T urns Vo t
AD8620 Power Amp . Ratio
Transformer (x 10)
Rd1
Cc "
Rd2
Cfb
Figure 3-8: The circuit model for the PI controller and plant.
signals are fed back with a return ratio so there is amplification. The capacitor Cf b at the bottom
of the divider is an open at dc so feedback is unity. At signal frequencies, the feedback ratio is
Rd2 (3.36)
Rdl + Rd2
The general block diagram for the ac control is shown in Figure 3-9.
Vin + K ) P(s) 10 Vout
Rd2
Rd1+Rd2'
Figure 3-9: Block diagram for the proportional-integral controller.
The plant in this system, as shown in Figure 3-8, is the combination of the OPA452 power
amplifier and the autotransformer dynamics. As specified in the OPA452 datasheet, the component
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exhibits a two pole roll off [4]. The power amp is configured as a non-inverting amplifier, in Figure 3-
10, with a gain of two, hence the return ratio. Its output however is loaded by the transformer and
reflected cable capacitance. This affects the closed loop response of the power amp. The load at
OPA452
--------- 
-- ---- Load
VP ___1R+sLo+s 0  VP Out0 L dacable ocable
1jS+1 T2s+1 I r,+R+sL + 1cbl R+sLe+scal
Figure 3-10: The block diagram of the plant at the high voltage source output.
the output is the series RLC circuit formed by the resistor at the output of the power amp, R, the
transformer leakage inductance, Lf, and the reflected cable capacitance, Ccable. The output is taken
after the resistor and inductor, at the top of capacitor, which forms an ac voltage divider given by
1
VpOut SCcable
VP'1 R + sLf +scbes SCcble (3.37)
1
s
2 LiCcable + sRCcable + 1
This is the load of the system, whose output is then divided and fed back to the controller. Finally,
the full plant is the product of the closed loop response of the OPA452 and the autotransformer
load.
The proportional and integral gains of the PI controller are the main parameters that control
the performance of the system. These parameters manage the overshoot and settling time of the
system. The proportional gain is set to about 2 and the integral gain to 3 x 10-6. As illustrated in
Figure 3-11a, the system is stable with a phase margin of 60.40. The step response exhibits some
ringing but settles in approximately 30 ms because the resonance is not well damped.
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(a) The loop transmission of the high voltage PI con- (b) The step response of the high voltage PI controller.
troller.
Figure 3-11: Plots of the dynamics for the PI controller implemented in the high voltage amplifier.
Driven DC Offset
Lastly, as seen in Figure 3-4, an RC network is placed at the base of the primary of the transformer.
The resistor prevents the transformer from appearing as a short at dc. The capacitor shorts the
resistor at signal frequencies.
3.2 Summary of Tradeoffs
Since the signal source is the drive behind the capacitive sensing, limiting the amount of offset and
amplitude and phase drift of the source is important. However, drift in the source is not so well
negated. The problem with short and long term drifts appears when defining a detection boundary.
The most significant of considerations in the high voltage signal source are the tradeoffs between
gain and offset, and gain and bandwidth. Though offset voltages are accounted for in the overall
system, any lingering offset present at the input of a stage becomes significant because of the large
gains applied stage by stage, and to the overall signal.
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Chapter 4
Sensing Circuitry Design
This chapter will discuss the design and implementation of the sensing electronics. This includes
the front end amplifiers on each receive electrode and the signal conditioning circuitry on the sensor
board. The sensing circuitry is designed with many of the same considerations as the high voltage
board. Low noise and small drift are still the main concerns and drive the design of the circuitry
presented in this chapter.
4.1 Front End Amplifier
The goal of the front end amplifier is to measure the slight changes in the amplitude and phase
of the input signal. Unlike previous iterations of the sensing circuitry, the standalone sensor uses
two single ended front end amplifiers followed by a differential amplifier at the sensing plates with
common-mode feedback. The two front end amplifiers form an output measurement
Vout Ad(Vi - V2) + Acm Vi + v 2  (4.1)
where v, and v2 are the sensed signals into each amplifier, Ad is the differential gain, and Acm is the
common mode gain. The differential output signals are the source of the small sensed amplitude and
phase changes, which correspond to a detection, and thus must be preserved as much as possible.
On the other hand, the common mode signals are undesired and rejecting them is important. The
method of common mode rejection is one of the most significant differences in the standalone sensor
and will be detailed in Section 4.1.2.
The front end amplifier used in the standalone sensing system is physically located on the receive
electrodes. Previous versions of the sensor treated the receive electrodes as simple plates sepa-
rated from the electronics. This method reduces the complexity of the system, but lengthens the
sensing node making it more susceptible to parasitic capacitances from the undriven cable and the
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environment. Thus, the aim of mating the front end amplifier with the receive electrode is to:
* control the extent of the sensing node
" reduce the effects of cable capacitance and interference from inductive coupling
Addressing these issues is vital to improving the performance of the entire system.
Cf3Cf C5
Rf
Cen
ADA4817-1 Vout
yin ++
(a) Full schematic of the front end amplifier. The capacitive T-network in the feedback path is modeled by
the lumped capacitance Cf.
Zf
Zin
ADA4817-1 Vout
Vin
(b) Simplified schematic of the front end amplifier.
Figure 4-1: The full and simplified circuit diagrams for the front end amplifier.
A simplified version of the front end amplifier used in the standalone sensor is shown in Figure 4-
1b, where the feedback network is lumped and generalized as Zf. For simplicity, the capacitive
T-network is replaced with an equivalent effective capacitance; analysis of the T-network is discussed
later in this section and in Section 4.3.1. Based on the amplifier configuration, it will convert an input
current to an output voltage. Since the inverting node is a virtual ground, by applying Kirchhoff's
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current law the output can be found to be
Vout =-inZf
1i R (4.2)
sCf
The input current is provided by the signal source, vin, and the sensed capacitance to the receive
electrode, Zin, by
u ==n 
-Csen (4.3)
Zin
Substituting equation (4.3) into equation (4.2) and simplifying, the transfer function of the front
end amplifier in the ideal case can be shown to be
Vo0 t sRfCsen (44)
vin 1 + sRf Cf
vi(s) zf + Vout(s)
Zf+Z C) -A(s)
Zi+
Figure 4-2: The generalized block diagram for the front end amplifier.
Figure 4-2 illustrates the block diagram of the front end amplifier and helps find several important
system parameters. The loop transmission, L(s), is the product of the forward path, A(s), and the
feedback path, H(s),
L(s) = A(s)H(s) = A(s) Zf (4.5)
Zin + Zf
The forward path consists of the open loop gain of the op-amp, as defined by the gain bandwidth
product and unity gain frequency of a given component. Lastly, the closed loop transfer function of
the system can be derived using Black's formula and shown to be
V0  - Zf A(s) (4.6)
vin Zin + Zf Z-n
1 + A(s) n + Zf
When A(s) is sufficiently large, the transfer function can be confirmed with equation (4.4)
A(s) -+oc : v, Zf sRfCen
Vin Zn I+sRfCf(
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4.1.1 Active Receive Electrodes
On-Plate Implementation
The sensing node is one of the most sensitive points in the system. Constraining the sensing node to
the receive electrode helps to avoid parasitic capacitances, reduces the potential to pick up extraneous
signals from noise sources, and limits interference from the environment. These parasitic capacitances
can be modeled by a lumped capacitor to ground at the input of the amplifier.
Cf
Rf
Csen
Sensing
N ADA4817- Vout
+ Cstray
Figure 4-3: Front end amplifier with the modeled lumped cable and parasitic capacitance, inside the
dashed box. The configuration of the front end amplifier used in the standalone sensor removes this
capacitance.
In previous electrode configurations, the dominant stray capacitance was contributed by the
coaxial cable connecting the electrode to the front end amplifier, as shown in Figure 4-3. To account
for this in the dynamic response of the amplifier, the sensed input capacitance may be lumped
together with any other stray input capacitances present in the environment
Zin =Zsen Zstray
1 1 (4.8)
SCsen sCstray
The effect of the added capacitance is observed in the new closed loop and loop transfer functions
for the system, for a real A(s), which become
V_ I A(s) - sRf(Csen + Cstray)
Vin sRf(Cin + Cstray) + (A(s) + 1)(1 + sRfCf)
L(s)' = A(s) 1 + sRfCf (4.10)1 + sRf(Csen + Cf + Cstray)
The stray capacitance lowers the loop gain and shifts the pole lower in frequency. While the closed
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loop pole is shifted lower in frequency, the zero remains at the origin. The bode plots in Figure 4-4
demonstrate these effects for one set of parameters, Rf, Cf, Csen, with and without Cstray. For the
purposes of this bode plot Rf = 10 MQ, Cf = 180 pF, Cen = 10 pF, and Ctray = 100 pF.
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(a) Magnitude and phase frequency response without (b) Magnitude and phase frequency response with
stray capacitances present. stray capacitances present.
Figure 4-4: Loop transfer functions as affected by stray capacitance.
Because the front end amplifier is located on the receive electrode, there is no cable connected
to the sensing node. As a result, the cable capacitance no longer effects the input of the front end
amplifier. This drastically reduces the stray capacitances at the sensing node. A typical RG-178
coaxial cable has approximately 30 pF per foot of cable and thus may easily dominate the stray
capacitances present [22]. The cable interaction at the input node of the front end amplifier is
removed entirely, and instead the output of the front end amplifier is buffered and sent to the signal
conditioning via a properly driven cable.
Resistive vs. Capacitive Dominated Feedback
Two feedback modes can be used in the front end amplifier: resistor dominated and capacitor
dominated. The feedback network for the front end amplifier is a parallel combination of the feedback
resistance and capacitance as given by
Zf = (ZR,|| ZC,) (4.11)
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These modes correspond to the dominant impedance in the parallel configuration. Dominance in
this sense refers to the impedance through which the most current flows. In other words, capacitive
mode feedback refers to the case where Zcf is much smaller than ZRf, the reverse is true for resistive
mode feedback. The different dynamic characteristics that each path exhibits will be discussed here,
along with the tradeoffs of each mode.
As a first approximation, when ZRf < ZCf, the impedance of the feedback capacitor may be
ignored and the transfer function of the front end amplifier simplifies to
v -
- sRf Csen, (4.12)Vin VSC"e.
which is the same as the transfer function for an inverting differentiator. On the other hand, when
ZCf < ZRf, the feedback resistance is insignificant and thus the transfer function of the front end
amplifier becomes
vo _ _/sCf 
- Csen (4.13)
Vin 1/sen C
and the op-amp appears most similar to an inverting amplifier. The first major difference is the fre-
quency dependence of the resistive mode feedback at signal frequencies. This frequency dependence
must be accounted for when operating over a range of frequencies, as measurements at different
frequencies will be scaled differently. The capacitive mode feedback does not suffer from this draw-
back; since the gain is the ratio of the capacitances, their frequency components are negated. The
disadvantage to capacitive dominated feedback is that typically temperature coefficients and initial
tolerances are much poorer for practical capacitors.
As shown in the discussion of the closed loop response of the front end amplifier, and equa-
tions (4.4) and (4.9), the former reprinted here
V0 _ sRfCsen
Vin I +sR C5'
the product Rf Cf is responsible for the location of the system pole. It is important to keep the
operating frequency in mind when considering the placement of this closed loop pole. The bode plot
in Figure 4-5 illustrates the shape of the magnitude and phase plots for a general front end amplifier.
At low frequencies the system is similar to the response of a differentiator. As the frequency increases
and reaches the lower frequency knee of the magnitude plot, the response takes on the shape of the
inverting op-amp. Realistically, because of the finite open loop gain, the magnitude rolls off due to
the internal compensation of the op-amp. Operating at or around the pole is undesirable because of
the dynamics of the region, i.e. the large frequency dependence of both gain and phase. Thus, for
each feedback mode the operating frequency range should be well away from the pole contributed
by the feedback network. There is also added benefit for placing the pole away from the very low
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Figure 4-5: The bode plots for the front end amplifiers implemented, with finite open loop gain.
frequency range. The farther away the pole, the better the attenuation of 60 Hz pickup and other
low frequency interference at the input.
The Rf Cf time constants required to remain in one region of dominance straddle the pole. In
other words, for resistive mode feedback the operating frequency region should be well before the
pole and for the capacitive mode well after the pole. These operating regions are dictated by the
requirements of the feedback mode to maintain impedance dominance. Figure 4-6 illustrates the
required pole frequency for the implemented values of Rf as a function of Cf with horizontal lines
marking the operating frequencies of the system. For the given resistances acceptable feedback
capacitances for resistive dominated feedback lie above the operating frequencies; for the capacitive
dominated feedback the opposite is true. This can also be inferred from the fact that capacitance
is inversely proportional to impedance, i.e. smaller capacitances yield larger impedances which lead
to resistor dominance in the feedback network.
The feedback network in the resistive mode demands small capacitances. In order to more
accurately and precisely present small capacitances in the feedback path of the resistive mode a
T-network is used, as previously depicted in Figure 4-1a. The effective capacitance seen wrapped
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Figure 4-6: The frequency of the pole as a function of capacitance, plotted for the four resistor
values implemented.
around the op-amp can be approximated by
doC2  (4.14)Ceff = CC24
C" (Cl + C2 + C3)
by assuming the inverting input of the op-amp is a virtual ground. This result is confirmed by noting
that without C3, the expression results in the expected series combination of Ci and C2.
Tradeoffs
The relative merits of either feedback mode, and their respective operating regions, are largely
influenced by the passive component properties, such as temperature coefficients, precision, and
matching. More specifically, the effects these parameters have on the gain and phase responses of
the front end amplifier determine the strengths and weaknesses of each feedback mode. Furthermore,
the operating regions themselves respond differently to changes in these parameters.
The magnitude of the front end gain is affected by both the operating frequency and, more
importantly, the ratio of the sensed capacitance and feedback capacitance. Gain errors in the
resistive dominated feedback are primarily due to frequency instability of the signal source. This is
because the mode operates on the ramp of the frequency response, before the Rf Cf pole. This also
means that since the operating frequency range is a decade wide, there will be a 20 dB difference
between the gains at the low and high ends of the range. Moreover, the resistive mode does not
operate at the largest gain possible because its operating point comes before the pole.
On the other hand, since the capacitive mode operates after the pole, the frequency response is
essentially flat and thus not affected by a change in frequency. However, because the gain in this
region is set by the feedback capacitor, any fluctuations in its capacitance are detrimental to the
gain stability of the system. If the feedback capacitor is susceptible to thermal effects, then the gain
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of the system will change as the feedback capacitance changes. By operating below the pole, the
resistive mode avoids drastic gain changes due to capacitance fluctuation. A wandering capacitance
can be translated into a wandering pole. If the pole is placed one decade away from one end of the
operating frequency range, then a frequency shift toward the operating region will alter the gain
and phase of the response.
In the end, the resistive mode feedback does not suffer greatly from gain errors due to capacitance
fluctuations, but is more susceptible to gain errors due to inaccurate signal frequency. Conversely,
the capacitive mode is less vulnerable to frequency dependent errors and rather is more likely to be
affected by the feedback capacitor inaccuracies. Lastly, the capacitive mode has a larger gain than
the resistive mode. In both modes however, the small feedback capacitances must be accurate and
reliable.
4.1.2 Common Mode Feedback
As discussed earlier, moving the front end amplifiers onto the receive electrodes and off the sensor
board itself, is desirable in order to limit stray capacitances, at the sensing node, and avoid erroneous
pick up from the environment. The main sources of interference are 60 Hz pick up and noise from
surrounding fluorescent lamp ballasts, which typically switch around 50 kHz. However, this is not
possible without splitting up the fully differential front end amplifier, as used by previous sensor
implementations.
The benefit of the fully differential front end is the common mode rejection, which attenuates
common mode signals introduced by the environment. The effect of the common mode signals on the
differential mode output of the front end, and throughout the signal chain, is what must be limited.
Common mode output signals are less of a concern because the signal chain is fully differential all
the way until the ADC.
A consequence of using active receive electrodes is the need to recover the common mode rejection
performance at the front end. The answer to this issue is to include a common mode feedback path
designed to drive the non-inverting inputs of the two front end amplifiers and null any common
mode signals. A circuit diagram is presented in Figure 4-7 and the corresponding block diagram in
Figure 4-8. For the purposes of this analysis, the sensed capacitance, Cs, is fixed and at a virtual
ground.
The output of the electrodes is sent, via coaxial cable, to the sensor board where the common
mode signal is taken from the midpoint of two resistors, shown here as R. The common mode
signal is then passed through an op-amp with a topology similar to the front end. The output
of this op-amp then drives the non-inverting input of the front end amplifier. Furthermore, as
discussed in Section 4.1.1, the capacitance in the feedback network for the common mode amplifier is
implemented with a T-network. For simplicity, the effective capacitance of the T-network, according
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Figure 4-7: Schematic for the half circuit common mode feedback of the front end amplifier. Feedback
capacitances represent lumped T-networks. Electrode circuitry is left of the cable and sensor board
circuitry to the right.
to equation (4.14) is used here. Here, G is the transfer function of the common mode amplifier given
by
G(s) - Vcm(S) Rc (4.15)
vin (s) - (sRcCc + 1)
and H is the transfer function of the front end amplifier previously discussed in Section 4.1.1. Sources
of interference, such as 60 Hz pick up and pick up from surrounding fluorescent lamp ballasts, are
included at the input to the front end amplifier.
Interference
T- G, H -- x10 vs
2
Figure 4-8: Block diagram for the common mode feedback of the front end amplifier.
There are two features of the common mode feedback that are important to its performance.
First, since the front end amplifier is driven with the feedback, it is important that the feedback
amplifier not distort the sensed signal. Second, any external interference injected into the system
must be well attenuated. The compensation capacitance, Cc, is selected for a given feedback network
of the front end amplifier in order to maintain stability and good attenuation of common mode
signals.
To illustrate the performance of the common mode feedback the front end amplifier is modeled
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with a 10 MQ resistor and 180 pF capacitor. Furthermore, the compensation feedback is modeled
with a 1 MQ resistor. Three values for the effective compensation capacitance are shown: 2 pF,
20 pF, and 200 pF. The compensation impedance, Z, = RCICC, sets the dominant pole. Thus, as Z'
increases the pole frequency decreases, which forces the common mode amplifier to cross over sooner.
The loop transmission of the common mode feedback is shown in Figure 4-9a. It is evident from
this plot that the system is stable with a phase margin of 900 even as the compensation capacitance
increases. Though the stability is unaffected by increasing Zc, the pole in the closed loop response
begins to encroach on the range of operating frequencies. If the pole and operating frequency are
too close, then the sensed signal may be attenuated and it may also incur some phase offset. As
shown in Figure 4-9b, the phase contribution is more significant as the pole approaches the operating
frequency range.
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(a) The bode plot of the loop transmission of the com-
mon mode feedback for the front end amplifier for dif-
ferent values of Zc. The system phase margin remains
at 90' for each pole frequency.
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(b) The bode plot of the closed loop response of the
common mode feedback for the front end amplifier
for different values of Zc. The phase contribution in-
creases as the pole approaches the highest operating
frequency of 100kHz.
The common mode rejection performance, shown via the closed loop response from v.m to vo0 t,
is presented in Figure 4-9. Again, the plot depicts the responses for the same increasing values of
Z,. The most notable features here are the attenuations of 60 Hz pick up and 50 kHz pick up from
fluorescent lamp ballasts. As the compensation capacitance decreases, the respective frequencies of
the system poles and zeros increases. In turn as these frequencies increase, the frequency range of
attenuated signals expands and so does the attentuation. This is particularly apparent at 50 kHz,
where the smallest compensation capacitor yields the largest attenuation. A large common mode
rejection is desirable for limiting the effect of common mode signals on the differential mode output
of the front end amplifier.
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Figure 4-9: The bode plot of the closed loop transfer function for interference at the front end
amplifier to the output. The largest expected interference contributors, at 60 Hz and 52kHz, are
noted by the dashed lines.
4.2 Signal Conditioning
The purpose of the signal conditioning circuitry is to optimally manage the sensed response from
the output of the front end amplifier. The circuit consists of the following three blocks:
" Gain stages
" Synchronous detector and filters
" Instrumentation amplifier and ADC
The primary function of each stage and its adaptations are discussed in the following sections. A
full system block diagram is depicted in Figure 4-10. The sensed signal is amplified as early as
possible and then passed to the synchronous detector. This demodulates the signal, which is then
low pass filtered. An instrumentation amplifier is then used to amplify and level shift the signal.
The signal is again filtered and sent to an analog to digital converter (ADC) which is finally read
by the microcontroller unit (MCU).
There are four identical copies of the signal conditioning circuitry beginning from the last gain
stage and ending with the ADC. The purpose of this is primarily to allow for flexibility at the demod-
ulation stage. Multiple independent channels allows for different simultaneous chopping frequencies
and in phase and quadrature measurements of the same input signal. A final two copies of the
signal chain are used for measuring the high voltage signal source for the purposes of normalizing
the measurements by any drift present in the signal source.
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Figure 4-10: The generalized block diagram for the signal conditioning circuitry. The first gain
stage is singled ended and located on each respective electrode. The following stages are all fully
differential and reside on the sensor board. The dashed box is replicated four times.
Much of the general topology and design is adapted from previous implementations of the occu-
pancy sensor [1]. The components used in the realization of the circuitry and measured performance
characteristics are listed after each section.
4.2.1 Gain Stages
Three separate gain stages amplify and buffer the sensed signal from the output of the sensor front
end. The first gain stage is located immediately after the front end amplifier on the receive electrodes.
The op-amp is configured as a non-inverting amplifier. In addition to the gain, this stage is employed
as a cable driver sending the sensed signal from the receive electrodes to the next stage of the signal
conditioning electronics on the sensor board. The additional stage on the electrode helps isolate the
sensing components from the rest of the circuit. A coaxial cable at the output of an op-amp appears
as a capacitive load, as previously discussed in Section 3.1.5, and can add a pole to the transfer
function of the amplifier. In order to maintain stability, this pole must be kept far from the unity
gain frequency of the amplifier
f = < (4.16)27rROCL ACL
where GBW is the gain bandwidth product of the amplifier, ACL is the closed loop gain, RO is the
output resistance of the amplifier, and CL is the capacitive load at the output.
The next two gain stages are placed on the sensor board with the rest of the downstream signal
conditioning electronics. Unlike the stage on the electrodes, these two stages are fully differential
gain stages. The incoming signals from each electrode comprise the positive and negative inputs to
the second stage. The third gain stage marks the beginning of the replicated chain. Without a third
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op-amp at the beginning of each replicated channel, the inputs to the four multipliers may present
possibly interacting loads to the previous single op-amp second stage.
The pair of signal chains used to measure the high voltage source are structured slightly dif-
ferently. The measurement of the signal source is singled ended as opposed to differential and is
measured directly from a voltage divider at the output. This means there is no electrode necessary,
and thus no first stage. Furthermore, in order to utilize the same path the fully differential second
gain stage is configured according to Figure 4-11, which is adapted from the component application
note [23].
Rf
Rs RG
+ RT AD8138
RG R
Figure 4-11: A singled ended input to differential output op-amp configuration.
4.2.2 Synchronous Detector and Filters
The synchronous detection used in the standalone sensor is carried over from previous implementa-
tions of the sensing circuitry. Explicit details regarding the principles involved have been thoroughly
discussed as it pertains to the signal conditioning circuitry in this type of system, but will be reviewed
more generally here [1, 6]. The multiplier and filter topology are presented in Figure 4-12.
The basic concept involves a high frequency carrier signal modulated by a low frequency signal
of interest. The demodulation is then performed at the carrier frequency via a signal derived from
the initial synthesized carrier signal. The result can then be filtered to recover the signal of interest.
The implementation for the standalone sensor diverges from previous versions by measuring both
the in phase and quadrature components of the modulated signal. To do so, the input signal is
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Figure 4-12: Block diagram of the synchronous detector and low pass filters.
multiplied separately by a signal in phase and a signal 90' out of phase. This reduces the impact of
any phase error between the input signal and the demodulating signals. Furthermore, this method
provides more, useful information about the environment. The signal conditioning circuitry is split
into pairs of channels, the first channel of the pair performs in phase demodulation and the second
channel performs the quadrature demodulation.
Synchronous Detection Analysis
A more in depth analysis begins by expressing the input to the multiplier as:
w(t) = Am(t) cos(wet + (p) (4.17)
or the time domain product of the carrier signal, Acos(wct + p), and the modulation function, m(t),
where o is the phase of the signal at the input of the synchronous detector. The modulation function
is what is to be recovered from the input and represents the sensed fluctuations in capacitance, and
thus target movement and presence. In order to do so, the input is then multiplied by a signal at
the carrier frequency. The in phase and quadrature signals can then be represented by
qi(t) = w(t) cos(wet + oi) = A m(t) cos(wet + W) cos(wet + (1) (4.18a)
qQ(t) = w(t) - sin(wct + V2) = A m(t) cos(wct + p) -sin(wct + (p2), (4.18b)
where p, the phase of the derived carrier signal, may not necessarily be equal to the phase (p of the
input signal. The next step in the process requires two product-to-sum identities:
1Cos 0 .Cos O = I[cos(O - 0) + cos(O + 0)] (4.19a)2
1
cos 0- sin p = [sin(0 + (p) - cos(O - p)], (4.19b)2
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in order to reduce (4.18) into the following forms:
qi(t) A (t) cos(p - (p1) + cos(2wet + p + (Pi)] (4.20a)
qQ(t) 2 [sin(2wet + (P + W2) - cos(W - W2) . (4.20b)
Previous implementations, that do not obtain qQ(t), stop at this point and pass q(t) down the
signal chain where the higher frequency copy of the signal, at 2wet, is filtered out. The standalone
sensor circuitry follows suit, but sends both q,(t) and qQ(t) through the low pass filters. The filtered
signals from (4.20) may be combined by finding the magnitude of the two signals:
rI~t r(t 2  T ~ Am ((P 1 F mt
/r[Q(t) = 2r(t +rq(t)2 2 cos(P - W1) Am(t) sin(P - 2 . (4.21)
Using another trigonometric identity:
sin 0+cos 2  =1, (4.22)
the result can be further simplified:
2rIQ(t) = (\ n 2 (cos2(P _ (P1) + sin2 ((P - (P2))
(4.23)
= A (t)sin 2 ( - W2) + cos 2 ( - 1).
The eventual output of the multiplier and filters is the recovered sensed signal, m(t), multiplied by
a scaling factor dependent on any potential phase errors.
Implementation
The synchronous detector is realized with a set of four analog switches, shown in Figure 4-13,
configured in a full bridge topology and driven by the in phase, s, and quadrature, -, clock signals
to form a square wave multiplier.
Square wave multiplication also necessitates the use of low pass filtering. Since a square wave
can be defined as the infinite series of its Fourier series terms:
4 10
- - sin(n wet), (4.24)
n=1,3,5,...
harmonics of the square wave create higher frequency replicas of the modulated signal. These
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Figure 4-13: Circuit implementation of the synchronous detector and low pass filters.
replicas, along with the replicas at 2 wc, will be removed by the low pass filters.
The passive low pass filters implemented after the analog switches contain two fully differential
stages followed by two singled ended stages. This topology comprises a four pole RC ladder with
two repeated poles. The goal is to attenuate all signals outside of the low frequency window where
the signal of interest is located. The filter poles must be placed far from the operating frequency in
order to limit any unwanted attenuation and phase offset.
D Q D Q
4w, - CLK Q -CLK Q Wc,inphase
2w,
D Q
>CLK Q Wc,quadrature
Figure 4-14: Circuit implementation of the clock signal synthesis. The flips flop depicted here are
implemented with the 74HVC74.
The clock signal generation is presented in Figure 4-14. The pair of clock signals for one pair of
channels are generated from the same pulse width modulation (PWM) pin on the system MCU at
a frequency 4 wc and a 50% duty cycle. The clock signals are then sent through three D flip flops
configured as divide by two counters; thus, the outputs are brought back down to the appropriate
carrier frequency wc. The Q and Q of the first flip flop each feed the clock inputs of two separate
flip flops. Since the outputs are triggered on rising edges, this configuration provides the required
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900 phase shift for the multiplier and reduces the reliance on a precise 50% duty cycle input.
4.2.3 Instrumentation Amplifier and ADC
An instrumentation amplifier follows the low pass filters. Its purpose is to convert the differential
signal to a single ended signal and level shift the output. The benefit of using an instrumentation
amplifier is primarily for its low noise and low offset voltage characteristics. In this case, an auto-
zeroing amplifier, the AD8230, is utilized for its very low offset voltage performance. This topology
consists of a two stage, fully differential design with sample and hold circuitry for both stages.
Figure 4-15 depicts the method used for level shifting the output as outlined in the component
datasheet [19].
AD813 ADC
Vin,_ outu si--- SPI
> Rfb LTC2484 _
2.5Vref j
__ 2.5Vref
Figure 4-15: Circuit diagram of the instrumentation amp., with gain and level shifting, followed by
the ADC.
The offset voltage of the amplifier is of particular concern because of its effect on the maximum
voltage swing of the output signal:
V 2(ing= - Voffset ), (4.25)
where Vf, is the full scale voltage of the system and Voffset is the output offset of the amplifier.
Given a rail to rail amplifier, such as the AD8230, ideally the output voltage swing makes the most
of the amplifier capabilities and truly spans from rail to rail. With some voltage offset on top of the
output signal, the output voltage swing will never reach its full potential. As a result, the dynamic
range of the system can suffer as well. The dynamic range of the system can be defined as:
DR = VfS (4.26)
Vnoise
or the ratio of the full scale range and the noise floor of the system. Optimally, the gain of the
instrumentation amplifier is set such that the noise floor at the input of the ADC is no larger than
the least significant bit (LSB) of the ADC. The LSB is the result of dividing the full scale voltage
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by the most significant bit (MSB)
Vnoise (4.27)
In combining these results, the dynamic range of the system becomes:
DR = v8wing/2
Vnoise
Vf 5 - |voffset| (4.28)
Vnoise
MSB (Vfs - Voffset
The amount of offset voltage at the output of the amplifier must be limited in order to achieve the
largest dynamic range possible. It also goes without saying that limiting the noise in the system
is also beneficial to not only preserving dynamic range, but to improving the overall performance.
Large gains on the instrumentation amplifier may needlessly amplify the noise along with the signal
itself.
The final stage of the signal conditioning chain is the analog to digital converter. The LTC2484
24 bit sigma-delta ADC is used to convert the analog sensed signal at the output of the signal
conditioning chain. Level shifting the output of the instrumentation amplifier is a necessary step in
order to use as much of the system full scale range. Interfacing with a unipolar ADC requires that
some DC offset be applied to the AC signal, such that the input to the ADC is non-negative. The
logical level is the midscale value of the full operating range of the ADC; this level maximizes the
possible voltage swing and allows for equal positive and negative swings.
4.3 Noise, Drift, and Offset Analysis
Errors in the form of noise, drift, and offset will be analyzed for each stage of the standalone sensor
circuitry. Noise is represented by probability density functions, most often of a Gaussian distribution.
This means that 99.7% of the instantaneous noise in a system will be contained within 30- of the
mean value of the noise floor of the system. The noise floor is defined as the root mean square
(RMS) noise with no inputs present. With this in mind, the contributions to the cumulative noise
present in the entire system can be analyzed. Accounting for noise is not so simple as summing the
incurred noise from stage to stage. Rather, the square root of the sum of the squares of all of the
independent noise sources must be found.
The RMS voltage noise for a resistor is
Vn = '4kB TRAf V/ vHz, (4.29)
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and the RMS current noise can be found by dividing through by the resistance R
in 4kBTAf A/ vfz. (4.30)
R
Here kB is Boltzmann's constant and T is the circuit temperature measured in Kelvin. These
definitions are useful when analyzing the noise performance of the circuitry for the sensor, specifically
the contributions from resistors in feedback paths, filters, and other settings. Typical op-amp noise
sources are twofold. They can be represented as the combination of an input voltage noise in series
with one input and input current noise sources from both inputs to ground, as depicted in Figure 4-
16.
Noiseless Op-amp
Figure 4-16: An op-amp with voltage and current noise sources included.
Characteristics of conventional voltage and current sources, i.e. linearity and independence, apply
when analyzing the contributions of each noise source. Thus superposition can be used to simplify
noise analyses by opening or shorting appropriate sources, investigating the contributions of each
source one at a time, and finally finding the square root of the sum of the squares of each individual
noise source to find the total circuit noise.
4.3.1 Sensor Front End
Gain and Phase Errors
The feedback network is affected most by the uncertainties and inaccuracies of the capacitor. Re-
sistors are generally more precise and available with lower temperature coefficients. Recall that the
closed loop transfer function of the front end is
Vout - sRfCen. (4.31)
vin 1 + sRfCf
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The frequency of the pole in the front end transfer function can be shown to be dominated by
capacitance error, given by
T - ) ( (4.32)
T Rf Cf
where T is the time constant of the Rf Cf pole and the delta, 6, of the values is the precision or
error. Assuming, 1% precision resistors and 5% precision capacitors, the frequency error becomes
6 (.01) + (.05)2 = 5.099%. (4.33)
Therefore, the precision of the resistor is dwarfed by that of the capacitor and may be ignored.
Based on the closed loop transfer function of the front end, and by taking the derivative of the gain
and phase and multiplying by the error in the time constant of the feedback impedance, the gain
error can be found to be
G dG
6G =G .6Tr
dT
Sw2 RfCsenT (4.34)
[(WT)2 + 1] 3/2 6T,
and the phase error to be
dP
6P = - . 6dTr 6T (4.35)
(W7) 2 + 1
Front End Amplifier Noise
The noise model for the front end amplifier is shown in Figure 4-17. Superposition of the noise
sources may be used to analyze each individual contribution to the total output noise. This total is
the sum of the squared magnitude of each transfer function for a particular noise source:
vno a1 (s) (4.36)
Due to the synchronous detection employed in the system, the bandwidth of the circuit is narrow.
Thus, the transfer functions can be assumed to be constant over the bandwidth and any frequency
dependency ignored. This also means that the total mean squared noise at the output is just
multiplied by the circuit bandwidth.
From the model, it can be shown that the input voltage noise is amplified by the gain of the
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Figure 4-17: Schematic of the front end amplifier noise model.
front end and hence the transfer function becomes
Zf
fe, = Zin (4.37)
Next, the input current noise at the inverting terminal of the front end amplifier is converted to a
voltage by the feedback impedance
a_ = Zf. (4.38)
Since the non-inverting terminal of the op-amp is driven to the common mode of the measured signal,
it will see some impedance due to the terminating resistors and cable impedance. For the operating
frequency range of the standalone system, and the expected cable capacitance, Rt < 1/SCcable,
the impedance seen at the non-inverting input becomes
1
SCcable
which is then amplified by the gain of the front end amplifier
ai+ = Z+. 1 + .
(4.39)
(4.40)
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The termination resistor will also add its own noise, given by
aRt + - (4.41)
Lastly, the voltage noise of the feedback network is the product of the current noise of the feedback
resistor and the feedback impedance and is seen in its entirety at the output
afb = 1 (4.42)
The combined mean squared output voltage noise density is then
- 2 2 2 2 2 i2 2j
2,0 = e~ Aa + ai+ n7+ + aRtvn , R + af b7 ,fb
= en _ Z +R I + + (4kTR) _1+ + Z V2 /Hz.
(4.43)
Equation (4.43) may be referred to the input (RTI) by dividing through by the front end gain,
Zf/Zin. Evaluating the RTI noise shows that the front end attenuates all signals for which Zin > Zf,
i.e. signals lower in frequency than the Rf Cf pole. This suggests that the op-amp used to implement
the front end amplifier must have suitably low current noise, as it is not mitigated by the front end
configuration and is instead a function of the input impedance. Furthermore, the output noise can
be lowered by increasing the resistance in the feedback network.
4.3.2 Analog Switches and Filters
Recall that o1 and p2 are the phase errors between the input signal and the in phase and quadrature
clock signals. Given the result in (4.23), the error can be observed from:
rIQ(t) =A(t) sin2(() + cos 2 (O - P er,), (4.44)
where 0 err = (P - P2. There is no SOerr for which the root of the sum of the squares is less than 1.
Therefore, any phase error incurred between the input and clock signals does not attenuate the
recoverable signal. Though there is still potential for some phase error, the total possible error is
reduced by more than half compared to the in phase demodulation only method where the output
is:
V"'t = cos(wet) cos(wct + cOerr). (4.45)
When including both in phase and quadrature signals, the output response never drops below one
as (Perr increases. Though phase errors may still affect the output response, their significance is
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diminished.
Another consideration is the possibility that the analog switches incur a voltage offset due to
charge injection. Charge injection is a result of mismatched parasitic capacitances inside an op-amp.
The effects of charge injection typically show up as glitches at the output. The faster the switching
or smaller the load capacitance the worse these glitches will be.
The low pass filters may also exhibit what is known as kTC noise. The voltage noise contribution
of a single low pass RC filter is
k T (4.46)C
This means that the resistance in the filter does not contribute to the noise profile of the stage. This
does not absolve the filter resistors from all responsibility. If the resistors are not matched on either
side of the fully differential filter, then offsets may be applied to the output of the filter. As with
any other stage, additional offsets reduce the dynamic range of the system.
4.3.3 Instrumentation Amplifier and ADC
The instrumentation amplifier acts as a gain stage and a level shifting stage. As such it is prone
to errors from both applications. The AD8138 has a particularly difficult time applying large gains
with accuracy and precision because of a large gain drift. The datasheet for the LTC2484 analog
to digital converter specify a 600 nV RMS output noise [16]. Given a 5 V rail, this specification is
below 22 bits of accuracy and is considered insignificant.
4.4 Implementation and Performance
The design criteria discussed previously were used as a basis for selecting the components used in
the actualized system.
4.4.1 Component Selection
On Plate Electronics
Some experiments required different pairs of receive electrodes with differing impedances in the
feedback path of the front end amplifiers. The aim of these experiments was to empirically evaluate
the tradeoffs between gain and noise in the first stage. The pairs of components used for each set of
plates is listed in Table 5.1. The capacitances listed for the resistive modes are the lumped, effective
feedback capacitances. Per the previous discussion, the pole of each pair is placed on the appropriate
side of the system operating frequencies.
The required +5 V rails are supplied to the active receive electrodes via twisted 30 AWG wire. All
signal connections, to and from the electrodes, are made over RG-178 via MMCX style connectors.
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Table 4.1: Front End Amplifier Combinations
Plates Mode Rf Cf Pole
Pair 1 Capacitive 10 MQ 180 pF 88.4 Hz
Pair 2 Capacitive 1 MQ 2 nF 79.6 Hz
Pair 3 Resistive 10 kQ 4.7 pF 3.39 MHz
Pair 4 Resistive 1 kQ 40 pF 3.98 MHz
An LT1806 amplifies the sensed signal and drives the cable out of the receive electrodes to the sensor
board and signal conditioning circuitry. The gain of this amplifier is set by the feedback network to
be 10. With a gain bandwidth product of 325 MHz, the LT1806 is more than capable of driving the
cable at the operating frequencies used in the system.
Signal Conditioning Electronics
The signal conditioning circuitry is implemented based on the design in Section 4.2 and the schemat-
ics for the gain stages, multiplier and filter chain, instrumentation amplifier, and ADC are presented
again here. Values of the gain setting resistors were minimized in order to reduce additional noise.
The two gain stages at the beginning of the signal path are unity gain, set by Rf, = Rg, in order to
avoid saturating the op-amp output. The following filters have cutoffs, 160 Hz and 1.6 kHz, chosen
to appropriately filter two decades below both 10 kHz and 100 kHz operating signal frequencies.
The AD8230 instrumentation amplifier follows and its gain is set to 2 to minimize the effects of gain
drift inherent to the component. The analog to digital convert used is the LTC2484 part, which is
designed to not require additional drivers. Another set of low pass filters are connected to the inputs
of the ADC per the recommendations in the component datasheet [16].
4.4.2 Noise and Drift
The cumulative measured noise of the system, as previously analyzed in Section 4.3, are presented in
Table 4.2. These measurements profile the total measured noise at the ADC. The experiments were
performed with the entire system functioning and thus are an accurate representation of the total
noise expected at the input to the ADC. These tests were used as controls for the system experiments,
described in Chapter 5, and thus were performed for each front end amplifier configuration. The
RMS voltage noise was taken from an approximately 10 second window. Table 4.2 presents the input
referred current noise.
Based on the same long term data collection used to gather the system noise profile, the drift of
the entire system was also characterized. The results of the tests presented in Table 4.3 are difference
between the initial and final measured value over a 10 minute test period.
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Table 4.2: Measured Noise Referred to Input
Front End Pair RTI Noise at 10 kHz RTI Noise at 100 kHz
10MQ,18OpF 0.14nARMS 1.0 2 nARMS
1 MQ,2 nF 0.88 nARMS 3.75 nARMS
10 kQ,4.7 pF 0.81 nARMS 0.93 nARMS
1 kQ, 40 pF 6.01 nARMS 3.07 nARMS
Table 4.3: Measured System Drift
Front End Pair Drift at 10 kHz Drift at 100 kHz
10MQ,180pF 347 pV -3pV
1 MQ,2 nF 27 pV -106 pV
10 kQ,4.7 pF -5pV -25 1 V
1kQ, 40 pF 16pV 4pV
4.5 Summary of System Tradeoffs
The two feedback modes that can be implemented at the front end amplifier each have their strengths
and weaknesses. The resistive mode sacrifices gain for a lesser dependence on the accuracy of the
feedback capacitor by operating before the closed loop pole. The capacitive mode uses the maximum
gain set by the feedback capacitor. Furthermore, the feedback resistance is the dominant factor in
the noise considerations of the front end amplifier. The resistive mode will contribute more noise
content than the capacitive mode because it demands a lower resistance to dominate the feedback
current path.
Next, gain distribution and application balances the signal to noise ratio of the the measured
signal. Early stage gain is helps to amplify the signal as much as possible before additional noise is
accrued. Doing so limits the gain applied to noise accumulated in later stages.
The instrumentation amplifier is valuable for providing a low offset output. Generally however,
the characteristics of available instrumentation amplifiers emphasizing select qualities over others.
In this sense, low output offset may come at the expense of higher gain error or output noise. The
AD8230 is an example of one such instrumentation amp.
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Chapter 5
Occupancy Detection
Demonstration and Performance
This chapter will present and discuss the performance of the standalone sensor system as an oc-
cupancy sensor. The following sections cover the setups, conditions, and the results of each test.
These tests show that an optimal system has a maximum range of 11 feet and can sense capacitance
changes down to the attofarad level. Furthermore, the tests show that the system is not limited by
noise or signal integrity, but rather by physical constraints.
5.1 System Configuration
The standalone sensor system configuration is largely similar to previous sensor implementations
integrated into fluorescent lamps. Depending on the configuration, there may be three or four
electrodes of interest: one or two source electrodes and two active receive electrodes. Thus, the
system may be driven single ended or differentially, but sensing is always done differentially. There
are three parameters of interest regarding the placement of the electrodes:
" Distance apart (separation)
" Coplanarity
" Height off of ground
The impact of the geometry of the electrodes, specifically that of these three characteristics, is
explored in this chapter.
The source signal can be derived from any source of periodic waveforms and can be single ended
or differential. A system configured with the singled ended driver will rely on stray capacitive
coupling, while a differentially driven system naturally presents an explicit return path.
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The functional performance of the system is highly dependent on the performance of the high
voltage amplifier driving the source electrodes. The signal source has a practical operating range of
tens to hundreds of volts and tens of hundreds of kilohertz. The system is capable of being pushed
even further, to a thousand or more volts in amplitude and a signal frequency up to megahertz, but
the utility and benefit of these extremes is not investigated here.
5.1.1 Experimental Setups
A photograph of the experimental setup used to explore the capabilities of the single ended system
is shown in Figure 5-1.
Figure 5-1: Front left view of the standalone sensor setup. The source electrode is located on the
highest platform and protected by electrical tape. The receive electrodes are on either side of the
source electrode and the sensor board sits between them.
The setup consists of arrangeable platforms, for easy reconfiguration of the source and mea-
surement electrodes, to satisfy the placement requirements for different system configurations. The
signal source is the high voltage amplifier described in Chapter 3. The frequency response of the
transformers used in the high voltage amplifiers and the noise performance of the amplifier is also dis-
cussed in Chapter 3. Data from the sensor board was taken using a combination of MATLAB~scripts
and C code running on an Atmel ATmega32U4. The full code used for the experiments can be found
in Appendix A.
Two power supplies are used to power the whole system, one for the high voltage amplifier and
another for the active electrodes and signal conditioning board. Limiting the number of independent
power supplies reduces the possibility of independent noise sources in the system. With as much
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circuitry as possible on the same power supply, any ripple or noise on the rails of the system is seen
equally by each device. The high voltage amplifier requires its own power supply due to its higher
voltage demands. Bypass capacitors are used generously and every chip is bypassed on both rails.
5.2 Occupancy Detection
5.2.1 Range Tests
A variety of range tests were performed to measure the detection radius of the standalone sensor. The
responses presented here are the magnitude of the signals measured. An example of the individual
in phase and quadrature measurements is shown in Figure 5-2. The limit of the detection radius is
defined by the measured noise floor of the system. One, two, and three sigmas are presented on the
relevant plots to determine the edge of detection.
Channel 1 In Phase
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Figure 5-2: Representative in phase and quadrature contributions to the total magnitude measured
from the sensor board.
Two types of range tests were performed. The first range test, the front to back test, begins with
the subject standing 0.25 m away from the sensor setup, then taking successive 0.25 m steps away
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from the sensor. This test comprises 20 datapoints, for a total distance of 5 m. For consistency, the
backward steps are performed in a line at the same position for each test, typically the right most
receive electrode when facing the setup. This position is away from the center line of the differential
measurement and is a peak in the left to right response. The goal of this test is to determine the
maximum detection radius for a given setup.
The second test, the left to right test, is a similarly stepped process. The difference for this test
is that the subject steps across the face of the sensor at a fixed distance. The step size is about
equal to the front to back test, but since the experiment area is rectangular there are fewer data
points. Left to right tests typically span the full range of the testing area. When performed within
a the detection radius of a given configuration, this test is useful for comparing relative signal to
noise ratios.
Front to Back
Receive 1
Source
Receive 2 Left to ight
1m 2m 3m 4m 5m
Figure 5-3: A top down illustration of the front to back and left to right testing paths.
Front End Feedback vs. Range
Sensing tests were performed with several different combinations of impedances in the front end
amplifier feedback path. The front end feedback pairs evaluated are listed in Table 5.1. The goal of
these tests was to determine which feedback pair provided the best sensing results. It is abundantly
clear that the capacitive dominated feedback configuration is best suited for the standalone sensor.
It yields the largest signals, due in part to the large gain of the capacitive mode feedback, which
correspond to a larger detection range and increased sensitivity within range of the system.
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(a) Measured responses for front to back range tests with different front end compensation.
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(b) Derivatives of the measured responses for front to back range tests with varied front end compensation.
Figure 5-4: Measured responses and their derivatives for front to back range tests with varied front
end compensation.
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(a) Measured responses for left to right range tests with different front end compensation.
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(b) Derivatives of the measured responses for left to right range tests with varied front end compensation.
Figure 5-5: Measured responses and their derivatives for left to right range tests with varied front
end compensation.
78
--- 1kQ, 1nF
-e-1OkQ, lOnF
-E- 1MQ, 2nF
-- 10MQ, 180pF
1kQ, 1nF
-e- 1OkQ, 1OnF
-E- 1MQ, 2nF
1OMQ, 180pF
Table 5.1: Front End Amplifier Combinations
Plates Mode Rf Cf Pole
Pair 1 Capacitive 10 MQ 180 pF 88.4 Hz
Pair 2 Capacitive 1 MQ 2 nF 79.6 Hz
Pair 3 Resistive 10 kQ 4.7 pF 3.39 MHz
Pair 4 Resistive 1 kQ 40 pF 3.98 MHz
Source Voltage vs. Range
In order to explore the relationship between the source voltage and the range, tests were performed
at varying source voltages. For each source voltage tested, the electrode configuration remained
the same. The parameters for this set of tests is listed in Table 5.2. These tests were performed
using the 10 MQ and 180 pF front end feedback pair and with 6 feet of separation between receive
electrodes.
Table 5.2: Varied Source Voltage Test Parameters
Parameter Value
Source Voltage Amplitude 110 V,200 V,300 V,400 V,500 V,
Electrode Separation 6 ft.
Operating Frequency 100 kHz
Rf 10MQ
Cf 180pF
As expected, larger source voltages yield larger voltage responses. Both the front to back and
left to right range tests display this characteristic. This suggests that larger source voltages are
beneficial for increasing the sensitivity of the system, as illustrated by Figure 5-6a. On the other
hand, it is clear from the front to back derivative plot that the increased source voltage is not
strongly connected to the detection range of the system. As illustrated by Figure 5-8, doubling or
tripling the signal source voltage adds only a marginal increase in detection range. It can then be
inferred that physical constraints limit the detection range of the capacitively coupled occupancy
sensor.
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Front to Back Range for Various Source Amplitudes
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(a) Measured responses for front to back range tests with varied source amplitudes.
Derivative of Front to Back Range Test for Various Source Amplitudes
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(b) Derivatives of the measured responses for front to back range tests with varied source amplitudes.
Figure 5-6: Measured responses and their derivatives for front to back range tests with varied source
amplitudes.
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(a) Measured responses for left to right range tests with varied source amplitudes.
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(b) Derivatives of the measured responses for left to right range tests with varied source amplitudes.
Figure 5-7: Measured responses and their derivatives for left to right range tests with varied source
amplitudes.
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The derivative of the front to back response, seen in Figure 5-6b, highlights another feature of
the standalone sensor. The graph shows three distinct regions of operation, labeled as the near
field region, the linear far field region, and the end of the detection range where the system noise is
dominant. The noise boundary is approximate since each configuration has a varying noise profile.
The near field region is located in the area where the occupant is close enough to the electrodes to
act as a conduit. In such close proximity, the electric fields cannot be shunted to ground without
interfering with the occupant.
The most important detail to note in far field region is its linearity. This implies that the
environment is not a significant source of interference. Furthermore, to approximate the drop off of
the electric field, this region may be fit and the non-linear roll off of the field modeled. For the far
field region, the derivative of the response is approximately linear and thus can be modeled
k
y' = , (5.1)
where y is the measured response, r the distance from the sensor, k a constant scaling factor, and
n the dropoff of the response. By fitting this linear region, k and n can be approximated. The
approximated values may then be evaluated with the integral of equation (5.1)
y = ..(5.2)1 -- n rn--*
Figure 5-9 presents the linear fit of the derivative and the modeled sensor response, each with their
respective data for the 10 MQ, 180 pF plate. Table 5.3 present the constants and exponents for each
signal source amplitude. The results of the fit show that the system response will, on average, drop
1
off according to .
Table 5.3: Linear Fit Parameters
V, # of Points Fit Distance k n R2
110V 8 6 ft. 3.2 4.66 .9787
200 V 8 6 ft. 4.23 4.48 .9766
300 V 8 6 ft. 7.65 4.62 .9834
400 V 8 6 ft. 9.06 4.55 .9837
500 V 8 6 ft. 13.16 4.68 .9640
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(b) Modeled response of front to back range test with measured data.
Figure 5-9: Front to back range test linear fit and modeled response.
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Electrode Geometry vs. Range
The geometry of the electrodes is also tied to the performance of the sensor. Two different separations
are of particular interest: the spacing between receive electrodes and the spacing between the receive
electrode plane and the source electrode plane. The interest again is the effect of the geometry on
the range of the system. The parameters for the tests performed are listed in Table 5.4.
Table 5.4: Varied Geometry Parameters
Parameter Value
Source Voltage Amplitude 300V
Receive Electrode Separation 4 ft, 6 ft, 8 ft
Operating Frequency 100 kHz
The same three operating regions can be seen, albeit to a lesser degree, in the derivative of
the front to back range test. The first important feature is the near field sensitivity. As the
separation decreases, the sensitivity close to the sensor increases. However, as the distance from
the sensor increases, there is a crossover point at which the larger separation configuration becomes
more sensitive. This implies that the sensor configuration may be tailored for a specific application.
Bringing the plates closer together may be most beneficial for uses that do no require a large detection
range and instead prioritize local sensitivity.
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Front to Back Range Test for Various Electrode Spacings
0
(a) M
ri2
0
1:)4
0.3
0.25
0.2
0.15
0.1
0.05
0
A n r
0 2 4 6 8 10 12 14 16 18
Distance away from sensor (ft.)
easured responses for front to back range tests with varied electrode spacing.
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(b) Derivatives of the measured responses for front to back range tests with varied electrode spacing.
Figure 5-10: Measured responses and their derivatives for front to back range tests with varied
electrode spacing.
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(a) Measured responses for left to right range tests with varied electrode spacing.
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(b) Derivatives of the measured responses for left to right range tests with varied electrode spacing.
Figure 5-11: Measured responses and their derivatives for left to right range tests with varied
electrode spacing.
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Chapter 6
Object Detection
Based on the discussion in Chapter 5, an occupant, p, within the detection range of the sensor may
be mapped to some response, ap, by a function f,
p 4 ap. (6.1)
This concept is not restricted to people and in fact may be applied to other objects in the detection
range, such as a metal object, by a second mapping
m -4 am. (6.2)
Both m and p represent electric field profiles, which are based on properties, such as volume, per-
mittivity, conductivity, shape, and orientation, among others. Independent information through f
and g allows an occupant with an object to be resolved. This is shown experimentally in Figure 6-1,
which details the frequency response of the conductivity and permittivity of human muscle. For
comparison, the frequency response of aluminum is shown in Figure 6-2. The relative permittivity
of metals is just 1.
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Frequency Response of the Conductivity and Relative Permittivity of Human Muscle
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Figure 6-1: The conductivity and permittivity of human muscle as a function of frequency.
Fqequency Response
-10
of the Conductivity of Aluminum
103
Frequency (Hz)
Figure 6-2: The conductivity of aluminum as a function of frequency.
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6.1 Linear Mixing Detection Algorithm
In order to explore this, a linear mixing assumption is made, which provides
cp + dm '- cam + dam. (6.3)
The current system allows for four signals to be measured. These signals correspond to the in
phase and quadrature measurements at two separate frequencies, 10 kHz and 100 kHz. Arranged in
a matrix, they are
P
a=K
(M
ai,1lo ki k2 (6.4)
aQ,lo k3  k 4  P
a1,100 k5  k 6  M
\aQ,1oo k7  k 8 /
where aij is the measured response, P and M are scalar electric field cross-sections, and ki are the
gains mapping the cross-sections to the data. Equation (6.4) can be rewritten as
apm = kevenM + koddP. (6.5)
In the context of a detection algorithm, an object factor, p, is defined as the ratio of metal to person
cross-sections
M
P = . (6.6)P
The object factor is the metric by which person and object detection will be based. By normalizing
so that P = 1, equation (6.5) becomes
apm = kevenpo + kodd(1), (6.7)
where po is the calibration factor. Subtracting the person response, P P_,, from the measured
response removes the influence of the person on the measurement. To best approximate the true
metal gains, po can be found by
keven (apm - kodd(1))
po ke ve (6.8)
evenkeven
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and subsequently multiplied with the original keven such that
keven,o = Po -keven, (6.9)
and the new metal gains are compensated. Finally, with all of the gains known, the object factor
for a given experiment may be determined. Using least squares, the electric field cross-sections are
found by
= (KTK) 'KTipm, (6.10)
M
where K is now comprised of kodd and keven,o. The detection metric is then
M
p = M (6.11)P
6.2 Multifrequency Tests
In practice, this algorithm is first implemented with three calibration stages in order to obtain the
components necessary to determine K. The vector a is the response measured from each test. All
tests performed were similar to the left to right range tests. The elements that comprise a are
defined as the peak to peak deltas of the in phase and quadrature response curves, as shown in
Figure 6-3. This places emphasis on the sensed changes during a test. Any long term effects due to
offsets present in the response are ignored. This removes any potential error in the data caused by
drift in the system.
Example In Phase and Quadrature Responses
0.1
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Figure 6-3: Example in phase and quadrature response curves and the measurements of interest.
This method presumes that the deltas measured for every experiment are equivalent measure-
ments, which means that the peaks of the responses occur at the same point for each test. Figure 6-4
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shows the derivatives of two pairs of in phase and quadrature curves from two different tests. The
zero crossing then, corresponds to the peak of the measured response. This illustrates that while the
peaks of the same test are perfectly matched, the peak position from test to test varies. However,
as noted by the scale, the change in peak position is small and thus may be ignored.
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Figure 6-4: Mismatch between zero crossings of the derivative response curves.
The calibration tests include a person-only run to find kodd, a metal-only test for the initial
keven, and finally a test with both person and metal. The final calibration run yields the set of
measured apm needed to find the true keveno. With the three calibration tests complete, p may be
found from equation (6.8) and finally the adjusted keven from equation (6.9).
6.3 Object Detection Implementation
Preliminary data collected using the detection algorithm outlined here is shown in Table 6.1. For
these tests, the system was driven with a summed 10 kHz and 100 kHz sinusoid with an amplitude
of 300 V. The left to right tests were performed 1 m away from the sensor over a span of 10 ft. The
metal-only calibration was performed with the aluminum cylinder, while the person-metal calibration
done with an aluminum toolbox.
Table 6.1: Object Detection Results
Object M
Stool 1.97
Aluminum Cylinder 0.26
Aluminum Bracket 0.81
The three objects held during the tests were, from largest to smallest, a metal stool, an aluminum
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cylinder, and an aluminum bracket. The results of applying the algorithm suggest that the stool had
the largest cross-section of the three, followed by the bracket, and lastly the cylinder. Furthermore,
though the bracket was physically smaller, other properties of its electric field cross-section are such
that it has a larger effect than the cylinder.
While these are preliminary results, they suggest that linear mixing may provide a good approx-
imation. Further testing must be done in order to confirm statistical significance.
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Chapter 7
Conclusions and Future Work
7.1 Summary
Chapter 2 laid out the design parameters and requirements for the standalone capacitively coupled
occupancy sensor.
Chapter 3 discussed the high voltage signal source designed to replace the fluorescent lamp.
Removing the dependency on the fluorescent lamp as the signal source required the standalone
system to provide an alternative. The fluorescent lamp was used as a guideline for the minimum
operating requirements. The design expands on these requirements to increase the breadth of possible
operating configurations. The input to the signal source is digitally synthesized and amplified as
much as possible before finally driving a step-up autotransformer. The final implementation is
capable of generating a single, or summed, sinusoid with an amplitude of up to 500 V over a wide
frequency range from tens to hundreds of kilohertz.
Chapter 4 described the design of the standalone sensor front end amplifier and signal condi-
tioning circuitry. A new approach was taken to design and implement the receive electrode. The
front end amplifier was placed on the electrodes themselves and the sensed signal then sent on a
driven cable to the signal conditioning electronics. This method is in contrast to previous iterations,
where undriven cables were used to connect the inputs of the front end amplifier to passive elec-
trodes. The new method confines the sensing node to a well controlled area and limits pickup of
extraneous signals and noise. The signal conditioning circuitry synchronously detects the in phase
and quadrature components of the sensed signal, which is then read by an ADC. Finally, the on
board microcontroller sends the data to a computer for analysis.
Chapter 5 presented the results of the system performance tests. The detection radius was tested
for various system configurations, including front end amplifier compensation, electrode spacing,
and signal source amplitude. The detection range of the system experienced diminishing returns for
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increases in the signal source amplitude and receive electrode spacing. Ultimately, 11 ft. was found
to be the maximum detection range of the system. Sensitivity was found to scale with the signal
source amplitude in the short range. Furthermore, the spacing between receive electrodes gives an
indication of the tradeoffs between sensitivity and range. Overall the sensor was found to be capable
of attofarad measurements.
Lastly, in Chapter 6 material detection was shown to at least be a feasible application via the
linear mixing detection algorithm, though further testing is necessary for statistical value.
7.2 System Improvements and Alternatives
Though functional, the implementation of the standalone sensor system revealed limitations of the
design. Improvements to these concerns are outlined here.
7.2.1 Digital Synthesis
The AD9837 direct digital synthesis chip, used to generate the input sine wave to the high voltage
signal source, is not designed for use in precision systems. The output voltage temperature coefficient
is the largest in the high voltage signal chain. Thus it is the weakest link regarding signal source
drift. The alternative to using an all-in-one solution is to break out the individual components and
reimplement them individually more accurately.
7.2.2 Wide Rail Power Op-Amp
While the op-amp used in the last stage of the high voltage signal source is designed for wide rail
operation, its gain bandwidth product and slew rate leave a little to be desired. As such, the OPA452
cannot meet all of the demands of the standalone sensor. It is not able to be driven as hard as the
rest of the high voltage circuitry. Instead a push pull output stage specifically can be designed to
handle the wide rails at the operating frequencies of the sensor. This would allow the system to
operate at even higher source amplitudes. Though it was showed that increases in the amplitude
of the signal source have diminishing returns for the detection range, the system sensitivity would
benefit greatly.
7.2.3 Upstream ADC
An alternative to the existing signal conditioning circuitry is to recreate it digitally. Moving the
ADC upstream in the chain would allow for multiplier and filters to be completely digital. Concerns
regarding impedance mismatches, precision, and noise may be ignored. Instead the difficulty involves
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driving the upstream ADC without degrading the sensed signal. The ADC chosen must have a
sufficient sample rate and resolution in order to accurately measure the incoming sensed signals.
7.3 Future Work
7.3.1 Differential Signal Source
One key aspect that the standalone sensor does not exactly replicate from the fluorescent lamp
versions is the fully differential signal source. Instead it relies on stray coupling to provide a return
path to the signal source reference. The two bulbs of the fluorescent lamp, with which previous
sensors were integrated, served as a differential drive with an explicit return path. The subtleties
between the two drivers and their tradeoffs will be explored in the future.
7.3.2 Multiple Sensor Applications
Implementing multiple sets of receive electrodes opens the possibility of imaging a space. A version
of the standalone sensor, capable of multiplexing several inputs, may be employed as a form of
an electrical impedance tomographer. By relying on the differing frequency responses of various
materials, in a similar fashion to Chapter 6, an object may be imaged.
7.3.3 Large Scale Implementation
Because the sensor is not tied to a lamp or any other type of infrastructure, it may be scaled freely.
A logical next step would be to drastically increase the area of the electrodes. This may provide
a method of combating the dropoff of the electric field. If such large electrodes, like a room sized
installation, are indeed able to do so, then the door to large scale occupancy detection will be opened.
Alternatively, the geometry of the electrodes may be configured in such a way as to aim the electric
field and tune the detection range to a specific area.
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Appendix A
Code
A.1 Sensor Interfacing Software in Matlab®
A.1.1 readADC.m
function val = readADC(s, chan)
%% Send the command to the sensor if necessary
fprintf (s, '%s',strcat('A',chan));
5
%% Read from the board
% matrix = fscanf(s,'%s');
raw = fscanf(s,'%02x');
10 matrix = rot90(raw);
%% Print channel and received data
fprintf ('%c: -7, chan);
15
for k=1:4
fprintf ('%o02X-,matrix(k));
end
20 %% Interpret data received from the board and print and return read value
if bitget(matrix(1),6)
result = matrix(1)*2^24+matrix(2)*2^16+matrix(3)*2^8+matrix(4);
result = bitshift(result,-5);
25 result = bitand(result,16777215);
val = result*5/(2^24-1);
fprintf ('-%f\n', val);
elseif bitget (matrix (1),6) == 0
99
result = matrix(1)*2^24+matrix(2)*2^16+matrix(3)*2^8+matrix(4);
30 result = bitshift(result,-5);
result = bitand(result,16777215);
val = -(16777215-result)*5/(2^24-1);
fprintf (' %f\n, val);
end
35
end
A.1.2 recorder.m
function recorder(port,pt s,ADC,f ile)
%% Open Data Link to Board
s = open-ser(port);
5
%% Initialization
% port: port to collect data from
% pts: number of points to record
% ADC: array argument to select ADCs to read
10 % should be in the form: ['0','1']
% file: target file to save data to
% Set drive frequencies
% - x1: 10.416 kHz
15 % - x2: 83.333 kHz
% fprintf(s,'%s ',' p2'): % PWM frequency for demodulation
% fprintf(s,'%s ',' dl'); % DDS source drive frequency
%% Open Target Save File
20 f id = fopen(f ile,'w'); % Open file with write access
fprintf (f id,'%s\r\n',datestr(now)); % Record starting time and date
% Write column headers
for k = 1:2:length(ADC)
25 fprintf (f id,'%c,',ADC(k));
fprintf (f id,'%c,,ADC(k+1));
fprintf (f id,'iqd,',k);
end
30 fprintf (fid,'\r\n'); % New line for the recorded data
%% Main plot loop
for 1 = 1:pts
% Print current point to screen
35 fprintf ('%d:-\r\n',l)
100
% Read one channel from board
for k = 1:2:length(ADC)
% Read a pair of ADCs and find sqrt of the sum of the squares
40 samplei = readADC(s,ADC(k));
sample-q = readADC(sADC(k+1));
sample = sqrt(sample.i^2 + sample-q^2);
% Print results to screen and write to file
45 fprintf ('%2.6f,,%2.6f,_%2.6f\r\n',sample _ i,sample _q,sample);
fprintf (f id,'%10.18f,%10.18f,%10.18f,',sample_ i,sample-q,sample);
end
% Create new line for after each datapoint
50 fprintf (f id,'\r\n');
% Wait sufficient time to resample
pause(1/6.7);
end
55
fprintf (f id,'%s',datestr(now)); % Record time and date at the end of recording
% Close file and serial port upon termination
fclose (f id);
60 stopasync(s);
fclose (s);
end
A.1.3 liveGraph.m
function liveGraph(port,pts,avgs,ADC)
%% Open Data Link to Board
s = open-ser(port);
5
%% Initialization
% port: port to collect data from
% pts: number of points in plot buffer
% avgs: number of points to average over
10 % ADC array to choose which ADCs to read from
% Set drive frequencies
% - x1: 10.416 kHz
% - x2: 83.333 kHz
15 fprintf (s,'%s', 'p3'); % PWM frequency for demodulation
fprintf (s, '%s','d3'); % DDS source drive frequency
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% Initialize sample and plotting arrays
samplesiq = zeros(length(ADC),pts);
20 samples-iq-avg = ones(length(ADC),1);
samples = zeros(length(ADC)/2,pts);
samples-avg = ones(length(ADC)/2,1);
25 % fig = figure(l);
%% Main plot loop
while(1)
% Shift sample arrays left and append placeholder 0
30 samples-iq = [samples-iq(:,2:length(samples-iq)) zeros(length(ADC),1)];
samples = [samples(:,2:length(samples)) zeros(length(ADC)/2, 1)];
% Read one channel from board
for k = 1:2:length(ADC)
35 % Read a pair of ADCs and find sqrt of the sum of the squares
samplei = readADC(s,ADC(k));
sample-q = readADC(sADC(k+1));
sample = sqrt(sample.i^2 + sample-q^2);
40 % Place results in appropriate row in the last column of each array
% (this should be in place of the placeholder 0)
samples-iq(k:k+1, length(samples_ iq)) = [sample-i; sample.q];
samples (ceil(k/2), length(samples)) = sample;
45 % Print results
fprintf ('%2.6f, %2.6f,-%2.6f\r\n' ,sample_ i,sample-q,sample);
end
% Get the average value of each raw channel for the last "avgs" samples
50 for k = l:length(ADC)
samples-iq-avg(k,1) = mean(samples-iq(k,length(samplesiq) -avgs:end));
end
for k = 1:length(ADC)/2
samples avg(k,1) =mean(samples(k,length(samples) -avgs:end));
55 end
% Populate plotting and average buffers
plotbuf = samples;
avgbuf = samples - (samples -avg*ones(1,length(samples)));
60
% Plot the sampled data from each ADC
% ylabel('Volts');
% title (' Chan ' int2str (k)])
% axis ([1 pts -. 002 +.002]);
65 % axis ([1 pts 0 .05])
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for k = 1:length(ADC)/2
subplot (2, length(ADC)/2,k)
plot (plotbuf (k,:))
70 title (['Chan-' int2str(k)]);
axis([1 pts Oe-3 600e-3]);
% axis ([1 pts 1 1.2]) ;
subplot (2,length(ADC)/2,k+length(ADC)/2)
plot (avgbuf (k,:))
75 title ([ 'Avg.-of-' int2str (k)])
axis ([1 pts avgbuf (k,pts)-le-3 avgbuf (k,pts)+1e-3]);
end
% Quit the loop if 'q' is pressed, close figure as well if 'Q'
80 if strcmp(get( 1,currentcharacter'),'q') stremp(get(1,'currentcharacter') , Q')
% Close serial port
stopasync(s);
fclose (s);
delete(s);
85 clear s;
if strcmp(get(1,'currentcharacter') 
,'Q')
close all;
break
else
90 break
end
end
drawnow
95 pause(1/6.7);
end
end
A.1.4 rangeExpt.m
function response = rangeExpt(port,pts,avgpts,ADC,f ile)
% port: port to collect data from
% pts: number of range points to record
% avgpts: number of samples to average at each point
5 % ADC: array argument to select ADCs to read
% should be in the form ['0','1']
% file: target file to save data to
%% Open Data Link to Board
10 s = open-ser(port);
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%% Initialize
% Preallocate space for result
response = zeros(length(ADC),pts);
15
% Set drive frequencies
% - x1: 10.416 kHz
% - x2: 83.333 kHz
%fprintf(s,'%s ',' p1'); % PWM frequency for demodulation
20 fprintf (s, %s','d3'); % DDS source drive frequency
%% Open Target Save File
f id = fopen(f ile,'w'); % Open file with write access
fprintf (fid, %s\r\n',datestr(now)); %Record starting time and date
25
% Write column headers
for k = 1:2:length(ADC)
fprintf (f id,'%c,',ADC(k));
fprintf (f id,'%c ',ADC(k+1));
30 fprintf (f id,'iq%c,',ADC(k));
end
fprintf (fid,'\r\n'); % New line for the recorded data
35 %% Record from board
waitforbuttonpress; % Press button to start recording
for k = 1:pts
% Press button before each point
40 waitforbuttonpress;
fprintf ('%/s',repmat(sprintf('\n') ,1,)10) )
% pause(8);
% (Re)-Initialize sample array
45 pt-vals = zeros(length(ADC),avgpts);
% Poll ADCs and discard result to flush
% each ADC before recording.
for 1 = 1:length(ADC)
50 readADC(s,ADC(1));
end
% Pause sufficient time before beginning to sample
pause(1/6.7);
55 for 1 = 1:avgpts
% Sample each ADC once
for n = 1:length(ADC)
pt-vals(n,1) = readADC(s,ADC(n));
end
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60 % Pause before resampling
pause(1/6.7);
end
for m = 1:length(ADC)
65 % Average sampled values
response(m,k) = mean(pt-vals(m,:));
% Write sampled values to file
fprintf (f id, '%c,,ADC(m));
70 fprintf (f id,'%10.18f,',ptvals(m,:));
% fprintf (fid ,'%10.18f', response(rn,k));
fprintf (f id, \r\u');
end
fprintf ('%s\u',repmat(sprintf('='),1,50));
75 fprintf ( '%s\n',repmat(sprintf('=9 '),1,50));
fprintf ('%s\n',repmat(sprintf(='),1,50));
fprintf ( '%s\n',repmat(sprintf(' ='),1,50));
fprintf ('%s\n',repmat(sprintf(='),1,50));
end
80
%% Write averaged samples (response) to file
fprintf (f id,'%s\r\n','Average(s)');
for k = 1:length(ADC)
fprintf (f id, '%10. 18f , response(k,:));
85 fprintf (f id,'\r\ni);
end
%% Close file and serial port
fHlose (f id);
90 stopasync(s);
fclose (s);
delete(s);
clear s;
close all;
95
end
A.1.5 gridExpt.m
function response = gridExpt(portxpts,ypts,avgpts,ADC,f ile)
% Inputs:
% port: port to collect data from
% xpts: number of x points to record
5 % ypts: number of y points to record
% avgpts: number of samples to average at each point
% ADC: array argument to select ADCs to read
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% should be in the form ['0','1']
% file : target file to save data to
10 % Output:
% response:
%% Open Data Link to Board
15 s = open-ser(port);
%% Initialize and Set Up Experiment
% Preallocate space for result
response = zeros(xpts,ypts,length(ADC));
20
% Set drive and chop frequencies
% - x1: 10.416 kHz
% - x2: 83.333 kHz
% - x3: 10.416 & 83.333 kHz Drive
25 % Chl: 10.416 kHz, Ch2: 83.333 kHz Chop
% fprintf(s,'%s ',' p1'); % PWM Chop
% fprintf(s,'%s ',' dl'); % DDS
%% Open Target Save File
30 f id = fopen(f ile,'w'); % Open file with write acces
fprintf (fid,'%s\r\n',datestr(now)); % Record starting time and date
fprintf (f id, '%s\r\n',ADC); % Record ADC
fprintf (fid, 'Grid: %d x-%d\r\n',xpts,ypts); % Record grid size
35 %% Record Data from Board
waitforbuttonpress; % Press button to start experiment
% Iterate through each column of every row in grid
for k = 1:ypts
40 for 1 = 1:xpts
% Press button before each point
waitforbuttonpress;
% (Re)-Initialize sample array
45 pt-vals = zeros(length(ADC),avgpt s);
% Flush ADCs before each point
for m = 1:length(ADC)
readADC(s,ADC(m));
50 end
pause(1/6.7)
% Sample each ADC at each point
for m = 1:avgpts
55 for n = 1:length(ADC)
106
pt-vals(n,m) = readADC(s,ADC(n));
end
pause(1/6.7);
end
60
for m = 1:length(ADC)
% Average the sampled values for each point
response(l,k,m) = mean(ptvals(m,:));
65 % Write each sampled value to file
% This will write length(ADC) rows per point.
% There will be xpts*ypts*length(ADC) rows total,
% as there will be a new row for each point.
fprintf (f id,'%c,', ADC(m));
70 fprintf (f id,'%10.18f,',pt 
_vals(m,:));
fprintf (f id,'\r\n');
end
end
end
75
%% Write final (averaged) respones to file
fprintf (f id, '%s\r\n','Response');
for k= 1:ypts
for 1 = 1:length(ADC)
80 fprintf (f id,'%10. 18f,', response(k,:,m));
fprintf (f id,'\r\n');
end
end
85 %% Close file and serial port
fclose (f id);
stopasync(s);
felose (s);
delete(s);
90 clear s;
% close all;
end
A.2 Sensor Board Software
The software below can be compiled from a fresh installation of Ubuntu with the following commands.
sudo apt-get install build-essential subversion git gcc-avr avr-libc dfu-programmer
cd $HOME
svn checkout https://bucket.mit.edu/svn/Standalone-Sensor/
mkdir $HOME/atmega32u4/
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5 cd $HOME/atmega32u4/
git clone https://github.com/abcminiuser/luf a-lib.git
cd lufa-lib/
git checkout acd92983
cd $HOME/StandaloneSensor/Sensor\ and\ Code/code/FullyDiff/
The command
make
will compile the software. The command
make dfu
will program the ATmega32U4 microcontroller breakout board with the makefile included here. The
breakout board must be reset with the HWB button held down, in order to enter the bootloader,
and program the microcontroller.
A.2.1 makefile
# Hey Emacs, this is a -*- makefile -*-
# Fully Differential Standalone Sensor
# MIT 04/2012
5#
# Makefile edited for use with Atmega32U4 and
# Fully Differential Standalone Sensor by:
# BJ Thompson
10 #
# NOTE: LUFA path must be edited if not built on <sensor>
# Adapted from (below):
15
# WinAVR Makefile Template written by Eric B. Weddington, Jrg Wunsch, et al.
# >> Modified for use with the LUFA project. <<
# Released to the Public Domain
20 #
# Additional material for this makefile was written by:
# Peter Fleury
# Tim Henigan
# Colin O'Flynn
25 # Reiner Patommel
# Markus Pfaff
* Sander Pool
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Frederik Rouleau
Carlos Lamas
Dean Camera
Opendous Inc.
Denver Gingerich
On command line:
make all = Make software.
make clean = Clean out built project files.
make coff = Convert ELF to AVR COFF.
make extcoff = Convert ELF to AVR Extended COFF.
make program = Download the hex file to the device, using avrdude.
Please customize the avrdude settings below first !
make dfu = Download the hex file to the device, using dfu-programmer (must
have dfu-programmer installed).
make flip = Download the hex file to the device, using Atmel FLIP (must
have Atmel FLIP installed).
make dfu-ee = Download the eeprom file to the device, using dfu-programmer
(must have dfu-programmer installed).
make flip-ee = Download the eeprom file to the device, using Atmel FLIP
(must have Atmel FLIP installed).
make doxygen = Generate DoxyGen documentation for the project (must have
DoxyGen installed)
make debug = Start either simulavr or avarice as specified for debugging,
with avr-gdb or avr-insight as the front end for debugging.
make filename.s Just compile filename.c into the assembler code only.
make filename.i Create a preprocessed source file for use in submitting
bug reports to the GCC project.
To rebuild project do "make clean" then "make all".
# MCU name
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MCU = atmega32u4
80
85
# Output format. (can be srec, ihex, binary)
FORMAT = ihex
# Target file name (without extension).
TARGET = FullyDiff
110
# Target architecture (see library "Board Types" documentation).
ARCH = AVR8
# Target board (see library "Board Types" documentation, NONE for projects not requiring
# LUFA board drivers). If USER is selected, put custom board drivers in a directory called
# "Board" inside the application directory.
BOARD = USER
# Processor frequency.
# This will define a symbol, F-CPU, in all source code files equal to the
# processor frequency in Hz. You can then use this symbol in your source code to
# calculate timings. Do NOT tack on a 'UL' at the end, this will be done
# automatically to create a 32-bit value in your source code.
# This will be an integer division of FUSB below, as it is sourced by
# FUSB after it has run through any CPU prescalers. Note that this value
# does not *change* the processor frequency - it should merely be updated to
# reflect the processor speed set externally so that the code can use accurate
# software delays.
FCPU = 16000000
# Input clock frequency.
# This will define a symbol, FUSB, in all source code files equal to the
# input clock frequency (before any prescaling is performed) in Hz. This value may
# differ from FCPU if prescaling is used on the latter, and is required as the
# raw input clock is fed directly to the PLL sections of the AVR for high speed
# clock generation for the USB and other AVR subsections. Do NOT tack on a 'UL'
# at the end, this will be done automatically to create a 32-bit value in your
# source code.
# If no clock division is performed on the input clock inside the AVR (via the
# CPU clock adjust registers or the clock division fuses), this will be equal to FCPU.
F_USB = $(FCPU)
90
95
100
105
110
115
120
125 # Object files directory
# To put object files in current directory, use a dot (.) , do NOT make
# this an empty or blank macro!
OBJDIR
130
# Path to the LUFA library
LUFAPATH = ... /../../ atmega32u4/luf a-lib/trunk
135 # LUFA library compile-time options and predefined tokens
LUFAOPTS = -D USB-DEVICEONLY
LUFAOPTS += -D FIXEDCONTROLENDPOINTSIZE=8
LUFAOPTS += -D FIXED-NUMCONFIGURATIONS=1
LUFA-OPTS += -D USEFLASHDESCRIPTORS
140 LUFAOPTS += -D USE-STATICOPTIONS=\
(USBDEVICEOPTFULLSPEED USBOPTREGENABLED-1 
_USBOPTAUTO_PLL)"
# Create the LUFA source path variables by including the LUFA root makefile
145 include $(LUFAPATH)/LUFA/makef ile
# List C source files here. (C dependencies are automatically generated.)
SRC = $(TARGET).c
150 Descriptors.c
$(LUFASRC_USB)
$(LUFASRCUSBCLASS)
155 # List C++ source files here. (C dependencies are automatically generated.)
CPPSRC =
# List Assembler source files here.
160 # Make them always end in a capital .S. Files ending in a lowercase . s
# will not be considered source files but generated files (assembler
# output from the compiler), and will be deleted upon "make clean"!
# Even though the DOS/Win* filesystem matches both .s and .S the same,
# it will preserve the spelling of the filenames, and gcc itself does
165 # care about how the name is spelled on its command-line.
ASRC =
# Optimization level, can be [0, 1, 2, 3, sj.
170 # 0 = turn off optimization. s = optimize for size.
# (Note: 3 is not always the best optimization level. See avr-libc FAQ.)
111
OPT = s
175 # Debugging format.
# Native formats for AVR-GCC's -g are dwarf-2 [default] or stabs.
# AVR Studio 4.10 requires dwarf-2.
# AVR [Extended] COFF format requires stabs, plus an avr-objcopy run.
DEBUG = dwarf -2
180
# List any extra directories to look for include files here.
# Each directory must be seperated by a space.
# Use forward slashes for directory separators.
185 # For a directory that has spaces, enclose it in quotes.
EXTRAINCDIRS = $(LUFAPATH)/
# Compiler flag to set the C Standard level.
190 # c89 "ANSI" C
# gnu89 c89 plus GCC extensions
# c99 ISO C99 standard (not yet fully implemented)
# gnu99 c99 plus GCC extensions
CSTANDARD= -std=c99
195
# Place -D or -U options here for C sources
CDEFS = -DF-CPU=$(FCPU)UL
CDEFS += -DFUSB=$(FUSB)UL
200 CDEFS += -DBOARD=BOARD_$(BOARD) -DARCH=ARCH_$(ARCH)
CDEFS += $(LUFAOPTS)
# Place -D or -U options here for ASM sources
205 ADEFS = -DFCPU=$(FCPU)
ADEFS += -DFUSB=$(FUSB)UL
ADEFS += -DBOARD=BOARD_$(BOARD)
ADEFS += $(LUFAOPTS)
210 # Place -D or -U options here for C++ sources
CPPDEFS = -DFCPU=$(FCPU)UL
CPPDEFS += -DFUSB=$(F.USB)UL
CPPDEFS += -DBOARD=BOARD_$(BOARD)
CPPDEFS += $(LUFAOPTS)
215 #CPPDEFS += -D-STDCLIMIT-MACROS
#CPPDEFS += -DSTDCCONSTANTMACROS
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220 #---------------- Compiler Options C - ------------
# -g*: generate debugging information
# -0*: optimization level
# -f ...: tuning, see GCC manual and avr-libc documentation
# -Wall...: warning level
225 # -Wa,...: tell GCC to pass this to the assembler.
# -adhns...: create assembler listing
CFLAGS = -g$(DEBUG)
CFLAGS += $(CDEFS)
CFLAGS += -0$(OPT)
230 CFLAGS += -funsigned-char
CFLAGS += -funsigned-bitf ields
CFLAGS += -ffunction-sections
CFLAGS += -fno-inline-small-functions
CFLAGS += -fpack-struct
235 CFLAGS += -f short-enums
CFLAGS += -fno-strict-aliasing
CFLAGS += -Wall
CFLAGS += -Wstrict-prototypes
#CFLAGS += -mshort-calls
240 #CFLAGS += -fno-unit-at-a-time
#CFLAGS += -Wundef
#CFLAGS += -Wunreachable-code
#CFLAGS += -Wsign-compare
CFLAGS += -Wa,-adhlns=$(<:%.c=$(OBJDIR)/%.lst)
245 CFLAGS += $(patsubst %,-I%,$(EXTRAINCDIRS))
CFLAGS += $(CSTANDARD)
#----------- --  Compiler Options C++ -------------
250 # -g*: generate debugging information
# -0*: optimization level
# -f ...: tuning, see GCC manual and avr-libc documentation
# -Wall...: warning level
# -Wa,...: tell GCC to pass this to the assembler.
255 # -adhIns...: create assembler listing
CPPFLAGS = -g$(DEBUG)
CPPFLAGS += $(CPPDEFS)
CPPFLAGS += -0$(OPT)
CPPFLAGS += -funsigned-char
260 CPPFLAGS += -funsigned-bitf ields
CPPFLAGS += -fpack-struct
CPPFLAGS += -f short-enums
CPPFLAGS += -fno-exceptions
CPPFLAGS += -Wall
265 CPPFLAGS += -Wundef
#CPPFLAGS += -mshort-calls
#CPPFLAGS += -fno-unit-at-a-time
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#CPPFLAGS += -Wstrict-prototypes
#CPPFLAGS += -Wunreachable-code
270 #CPPFLAGS += -Wsign-compare
CPPFLAGS += -Wa,-adhins=$(<:%.cpp=$(BJDIR)/%.lst)
CPPFLAGS += $(patsubst %,-I%,$(EXTRAINCDIRS))
#CPPFLAGS += $(CSTANDARD)
275
------------------ Assembler Options --- - ----- -----
# -Wa,...: tell GCC to pass this to the assembler.
# -adhlns: create listing
# -gstabs: have the assembler create line number information; note that
280 # for use in COFF files, additional information about filenames
# and function names needs to be present in the assembler source
# files -- see avr-libc docs [FIXME: not yet described there]
# -listing -cont-lines: Sets the maximum number of continuation lines of hex
# dump that will be displayed for a given single line of source input.
285 ASFLAGS = $(ADEFS) -Wa,-adhlns=$(<:%.S=$(BJDIR)/%.lst),-gstabs,--listing-cont-
lines=100
#------- ----- - -- Library Options -- ---------- -----
# Minimalistic printf version
290 PRINTFLIBMIN = -Wl,-uvfprintf -lprintf -min
# Floating point printf version (requires MATHLIB = -lm below)
PRINTFLIBFLOAT = -Wi,-u,vfprintf -lprintfflt
295 # If this is left blank, then it will use the Standard printf version.
PRINTFLIB =
#PRINTFLIB = $(PRINTFLIBMIN)
#PBRINTFLIB = $(PBINTFLIBFLOAT)
300
# Minimalistic scanf version
SCANFLIBMIN = -Wi,-uvf scanf -lscanf _min
# Floating point + %[ scanf version (requires MATHLIB = -Im below)
305 SCANFLIBFLOAT = -W1,-u,vf scanf -iscanf _flt
# If this is left blank, then it will use the Standard scanf version.
SCANFLIB =
#SCANFLIB = $(SCANFLIBMIN)
310 #SCANFLIB = $(SCANFLIBFLOAT)
MATHLIB = -lm
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# List any extra directories to look for libraries here.
# Each directory must be seperated by a space.
# Use forward slashes for directory separators.
# For a directory that has spaces, enclose it in quotes.
EXTRALIBDIRS =
#---- ------------- External Memory Options -------------
# 64 KB of external
# used for variables
#EXTMEMOPTS =
RAM, starting after internal RAM (ATmega128!),
(.data/.bss) and heap (malloc()).
-Wl,-Tdata=0x801100,--defsym=_heap-end=0x8ffff
# 64 KB of external RAM, starting after internal RAM (ATmega128!),
# only used for heap (malloc()).
#EXTMEMOPTS -Wl- -section-start, .data=0x801 100,- -defsym=_heap-end0x8ffff
EXTMEMOPTS =
# ------------------ Linker Options ------------------
# -Wl,...: tell GCC to pass this to linker.
# -Map: create map file
# -- cref: add cross reference to map file
LDFLAGS = -W1,-Map=$(TARGET).map,--cref
LDFLAGS += -W1,--relax
LDFLAGS += -W1,--gc -sections
LDFLAGS += $(EXTMEMOPTS)
LDFLAGS += $(patsubst %,-L%,$(EXTRALIBDIRS))
LDFLAGS += $(PRINTFLIB) $(SCANFLIB) $(MATHLIB)
#LDFLAGS += -T linker-script.x
330
335
340
345
350
355
360
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320
325
#- ------------------ Programming Options (avrdude) --------
# Programming hardware
# Type: avrdude -c ?
# to get a full listing
AVRDUDE-PROGRAMMER = jtagmkII
# com = serial port. Use lptl to connect to parallel port.
AVRDUDEPORT = usb
AVRDUDEWRITEFLASH = -U flash:w:$(TARGET).hex
#AVRBDUDE_WRITE_EEPROM = -U eeprom:w:$(TARGET).eep
365
# Uncomment the following if you want avrdude's erase cycle counter.
# Note that this counter needs to be initialized first using -Yn,
# see avrdude manual.
370 #AVRDUDEERASECOUNTER -y
# Uncomment the following if you do /not/ wish a verification to be
# performed after programming the device.
#AVRDUDENOVERIFY = -V
375
# Increase verbosity level. Please use this when submitting bug
# reports about avrdude. See <http://savannah.nongnu.org/projects/avrdude>
# to submit bug reports.
#AVRDUDEVERBOSE = -v -v
380
AVRDUDEFLAGS = -p $(MCU) -P $(AVRDUDEPORT) -c $(AVRDUDEPROGRAMMER)
AVRDUDEFLAGS += $(AVRDUDENOVERIFY)
AVRDUDEFLAGS += $(AVRDUDEVERBOSE)
AVRDUDEFLAGS += $(AVRDUDEERASECOUNTER)
385
#------------------ Debugging Options -------------------
390 # For simulavr only - target MCU frequency.
DEBUGMFREQ = $(FCPU)
# Set the DEBUGUI to either gdb or insight.
# DEBUGUI = gdb
395 DEBUGUI = insight
# Set the debugging back-end to either avarice, simulavr.
DEBUGBACKEND = avarice
#DEBUGBACKEND = simulavr
400
# GDB Init Filename.
GDBINITFILE = __avr-gdbinit
# When using avarice settings for the JTAG
405 JTAGDEV = /dev/coml
# Debugging port used to communicate between GDB / avarice / simulavr.
DEBUGPORT = 4242
410 # Debugging host used to communicate between GDB / avarice / simulavr, normally
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# just set to localhost unless doing some sort of crazy debugging when
# avarice is running on a different computer.
DEBUGHOST = localhost
415
420 # Define programs and commands.
SHELL= sh
CC = avr-gcc
OBJCOPY = avr-objcopy
OBJDUMP = avr-objdump
425 SIZE= avr-size
AR = avr-ar rcs
NM = avr-nm
AVRDUDE = avrdude
REMOVE = rm -f
430 REMOVEDIR = rm -rf
COPY = cp
WINSHELL = cmd
435 # Define Messages
# English
MSGERRORSNONE = Errors: none
MSGBEGIN - ---------- begin ----------
MSGEND = -- -------- end ---- ----
440 MSGSIZEBEFORE = Size before:
MSGSIZEAFTER = Size after:
MSGCOFF = Converting to AVR COFF:
MSGEXTENDEDCOFF = Converting to AVR Extended COFF:
MSGFLASH = Creating load file for Flash:
445 MSGEEPROM = Creating load f ile f or EEPROM:
MSGEXTENDEDLISTING = Creating Extended Listing:
MSGSYMBOLTABLE = Creating Symbol Table:
MSGLINKING = Linking:
MSGCOMPILING = Compiling C:
450 MSGCOMPILINGCPP = Compiling C++:
MSG-ASSEMBLING = Assembling:
MSG-CLEANING = Cleaning project:
MSGCREATINGLIBRARY = Creating library:
455
# Define all object files
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OBJ = $(SRC:%.c=$(OBJDIR)/%.o) $(CPPSRC:%.cpp=$(OBJDIR)/%.o) $(ASRC:%.S=$(OBJDIR)/%.o)
460
# Define all listing files
LST = $(SRC:%.c=$(OBJDIR)/%.lst) $(CPPSRC:%.cpp=$(OBJDIR)/%.lst) $(ASRC:%.S=$(OBJDIR)
/%.lst)
465 # Compiler flags to generate dependency files.
GENDEPFLAGS = -MMD -MP -MF .dep/$(@F).d
# Combine all necessary flags and optional flags.
470 # Add target processor to flags.
ALL_CFLAGS = -mmcu=$(MCU) -I. $(CFLAGS) $(GENDEPFLAGS)
ALLCPPFLAGS = -mmcu=$(MCU) -I. -x c++ $(CPPFLAGS) $(GENDEPFLAGS)
ALLASFLAGS = -mmcu=$(MCU) -I. -x assembler-with-cpp $(ASFLAGS)
475
# Default target.
480 all: begin gccversion sizebef ore build sizeafter end
# Change the build target to build a HEX file or a library.
build: elf hex eep iss sym
#build: lib
485
elf: $(TARGET).elf
hex: $(TARGET).hex
eep: $(TARGET).eep
490 1ss: $(TARGET).lss
sym: $(TARGET).sym
LIBNAME=lib$(TARGET) .a
lib: $(LIBNAME)
495
# Eye candy.
# AVR Studio 3.x does not check make's exit code but relies on
# the following magic strings to be generated by the compile job.
500 begin:
@echo
@echo $(MSGBEGIN)
end:
505 Oecho $(MSG.END)
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(echo
# Display size of file .
HEXSIZE = $(SIZE) -- target=$(FORMAT) $(TARGET).hex
ELFSIZE = $(SIZE) $(MCUFLAG) $(FORMATFLAG) $(TARGET).elf
MCU_FLAG = $(shell $(SIZE) -- help I grep -- -- mcu > /dev/null && echo -- mcu=$(MCU)
)
FORMATFLAG = $(shell $(SIZE) -- help I grep
-- f ormat=avr)
sizebefore:
Qif test -f $(TARGET).elf; then echo;
2>/dev/null; echo; fi
sizeafter:
Qif test -f $(TARGET).elf; then echo;
2>/dev/null; echo; fi
-f ormat=.*avr > /dev/null && echo
510
515
520
525
# Display compiler version information.
gccversion:
@$(CC) -- version
# Program the device.
program: $(TARGET).hex $(TARGET).eep
$(AVRDUDE) $(AVRDUDEFLAGS) $(AVRDUDEWRITEFLASH) $(AVRDUDEWRITEEEPROM)
flip: $(TARGET).hex
batchisp -hardware usb -device $(MCU) -operation erase f
batchisp -hardware usb -device $(MCU) -operation loadbuffer $(TARGET).hex
program
batchisp -hardware usb -device $(MCU) -operation start reset 0
dfu: $(TARGET).hex
-dfu-programmer $(MCU) erase
df u-programmer $(MCU) flash $(TARGET).hex
dfu-programmer $(MCU) reset
-df u-programmer $(MCU) reset
flip-ee: $(TARGET).hex $(TARGET).eep
$(COPY) $(TARGET).eep $(TARGET)eep.hex
batchisp -hardware usb -device $(MCU)
batchisp 
-hardware usb -device $(MCU)
TARGET)eep.hex program
-operation memory EEPROM erase
-operation memory EEPROM loadbuffer $(
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echo $(MSGSIZEBEFORE); $(ELFSIZE); \
echo $(MSGSIZEAFTER); $(ELFSIZE); \
530
535
540
545
550 batchisp -hardware usb -device $(MCU) -operation start reset 0
$(REMOVE) $(TARGET)eep.hex
dfu-ee: $(TARGET).hex $(TARGET).eep
df u-programmer $(MCU) eeprom-f lash $(TARGET).eep
555 dfu-programmer $(MCU) reset
# Generate avr-gdb config/init file which does the following:
# define the reset signal, load the target file , connect to target, and set
560 # a breakpoint at main(.
gdb-conf ig:
Q$(REMOVE) $(GDBINITFILE)
@echo define reset >> $(GDBINITFILE)
Qecho SIGNAL SIGHUP >> $(GDBINITFILE)
565 Qecho end >> $(GDBINITFILE)
Qecho file $(TARGET).elf >> $(GDBINITFILE)
@echo target remote $(DEBUGHOST):$(DEBUGPORT) >> $(GDBINITFILE)
if eq ($(DEBUGBACKEND),simulavr)
(echo load >> $(GDBINITFILE)
570 endif
@echo break main >> $(GDBINITFILE)
debug: gdb-config $(TARGET).elf
if eq ($(DEBUGBACKEND), avarice)
575 @echo Starting AVaRICE - Press enter when "waiting-to-connect" message displays.
0$(WINSHELL) /c start avarice -- jtag $(JTAG-DEV) -- erase -- program -- file \
$(TARGET).elf $(DEBUGHOST):$(DEBUGPORT)
@$(WINSHELL) /c pause
580 else
0$(WINSHELL) /c start simulavr -- gdbserver -- device $(MCU) -- clock-freq \
$(DEBUGMFREQ) -- port $(DEBUGPORT)
endif
0$(WINSHELL) /c start avr-$(DEBUGUI) -- command=$(GDBINITFILE)
585
# Convert ELF to COFF for use in debugging / simulating in AVR Studio or VMLAB.
590 COFFCONVERT = $(OBJCOPY) -- debugging
COFFCONVERT += -- change-section-address .data-0x800000
COFFCONVERT += -- change-sect ion-address .bss-0x800000
COFFCONVERT += -- change -sect ion-address .noinit-0x800000
COFFCONVERT += -- change-section-address .eeprom-0x810000
595
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coff: $(TARGET).elf
@echo
600 @echo $(MSG.COFF) $(TARGET).cof
$(COFFCONVERT) -0 cof f -avr $< $(TARGET).cof
extcoff: $(TARGET).elf
605 @echo
@echo $(MSGEXTENDED-COFF) $(TARGET).cof
$(COFFCONVERT) -0 coff-ext-avr $< $(TARGET).cof
610
# Create final output files (.hex, .eep) from ELF output file.
%.hex: %.elf
Decho
Decho $(MSGFLASH) $@
615 $(OBJCOPY) -0 $(FORMAT) -R .eeprom -R .fuse -R .lock $< $4
%.eep: %.elf
@echo
@echo $(MSGEEPROM) $
620 -$(OBJCOPY) -j .eeprom -- set-section-f lags=.eeprom=" alloc,load" \
- -change -section-lma .eeprom=0 -- no -change -warnings -0 $(FORMAT) $< $AL
exit 0
# Create extended listing file from ELF output file.
%.lss: %.elf
625 @echo
@echo $(MSGEXTENDEDLISTING) $A
$(OBJDUMP) -h -S -z $< > $@
# Create a symbol table from ELF output file.
630 %.sym: %.elf
@echo
@echo $(MSGSYMBOLTABLE) $(q
$(NM) -n $< > $@
635
# Create library from object files
.SECONDARY : $(TARGET).a
.PRECIOUS $(OBJ)
640 %.a: $(OBJ)
@echo
Decho $(MSGCREATINGLIBRARY) $(a
$(AR) $@ $(OBJ)
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645
# Link: create ELF output file from object files
.SECONDARY : $(TARGET).elf
.PRECIOUS : $(OBJ)
%.elf: $(OBJ)
650 @echo
@echo $(MSGLINKING) $4
$(CC) $(ALLCFLAGS) $^ -- output $@ $(LDFLAGS)
655 # Compile: create object files from C source files .
$(OBJDIR)/%.o : %.c
Qecho
@echo $(MSGCOMPILING) $<
$(CC) -c $(ALLCFLAGS) $< -o
660
# Compile: create object files from C++ source files.
$(OBJDIR)/%.o : %.cpp
(echo
665 cecho $(MSGCOMPILINGCPP) $<
$(CC) -c $(ALLCPPFLAGS) $< -o $q
# Compile: create assembler files from C source files .
670 %.s : %.c
$(CC) -S $(ALLCFLAGS) $< -o $q
# Compile: create assembler files from C++ source files.
675 %.s : %.cpp
$(CC) -S $(ALLCPPFLAGS) $< -o $
# Assemble: create object files from assembler source files .
680 $(OBJDIR)/%.o : %.S
(echo
Decho $(MSGASSEMBLING) $<
$(CC) -c $(ALLASFLAGS) $< -o $a
685
# Create preprocessed source for use in sending a bug report.
%.i: %.c
$(CC) -E -mmcu=$(MCU) -I. $(CFLAGS) $< -o $0
690
# Target: clean project.
clean: begin cleanlist end
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clean-list:
695 @echo
Qecho $(MSGCLEANING)
$(REMOVE) $(TARGET).hex
$(REMOVE) $(TARGET).eep
$(REMOVE) $(TARGET).cof
700 $(REMOVE) $(TARGET).elf
$(REMOVE) $(TARGET).map
$(REMOVE) $(TARGET).sym
$(REMOVE) $(TARGET).lss
$(REMOVE) $(SRC:%.c=$(OBJDIR)/%.o) $(CPPSRC:%.cpp=$(OBJDIR)/%.o) $(ASRC:%.S=$(
OBJDIR)/%.o)
705 $(REMOVE) $(SRC:%.c=$(OBJDIR)/%.lst) $(CPPSRC:%.cpp=$(OBJDIR)/%.lst) $(ASRC:%.S
=$(OBJDIR)/%.lst)
$(REMOVE) $(SRC:.c=.s)
$(REMOVE) $(SRC:.c=.d)
$(REMOVE) $(SRC:.c=.i)
$(REMOVEDIR) .dep
710
doxygen:
@echo Generating Project Documentation \($(TARGET)\)...
Qif ( doxygen Doxygen.conf 2>&1 grep ":-waring:' ;); then \
exit 1; \
715 fi;
@echo Documentation Generation Complete.
clean-doxygen:
rm -rf Documentation
720
checksource:
Of or f in $(SRC) $(CPPSRC) $(ASRC); do \
if [ -f $$f ]; then \
echo "Found-Source-File:-$$f" ; \
725 else \
echo "Source-File-Not-Found:-$$f' ;
f i; done
730 # Create object files directory
$(shell mkdir $(OBJDIR) 2>/dev/null)
# Include the dependency files.
735 -include $(shell mkdir .dep 2>/dev/null) $(wildcard .dep/*)
# Listing of phony targets.
123
.PHONY : all begin f inish end sizebef ore sizeafter gccversion \
740 build elf hex eep lss sym coff extcoff doxygen clean \
cleanlist clean-doxygen program dfu flip flip-ee dfu-ee \
debug gdb-config checksource
A.2.2 FullyDiff.c
/*
Fully Differential Standalone Sensor Code
MIT 04/2012
BJ Thompson
5 Rev. 1
Adapted from:
10
LUFA Library
Copyright (C) Dean Camera, 2012.
dean [at] fourwalledcubicle [dot] com
15 www.lufa-lib.org
*/
/*
Copyright 2012 Dean Camera (dean [at] fourwalledcubicle [dot] coin)
20
Permission to use, copy, modify, distribute, and sell this
software and its documentation for any purpose is hereby granted
without fee, provided that the above copyright notice appear in
all copies and that both that the copyright notice and this
25 permission notice and warranty disclaimer appear in supporting
documentation, and that the name of the author not be used in
advertising or publicity pertaining to distribution of the
software without specific , written prior permission.
30 The author disclaim all warranties with regard to this
software, including all implied warranties of merchantability
and fitness. In no event shall the author be liable for any
special, indirect or consequential damages or any damages
whatsoever resulting from loss of use, data or profits , whether
35 in an action of contract, negligence or other tortious action,
arising out of or in connection with the use or performance of
this software.
*/
40 /** \ file
124
Main source file for the Fully Differential Standalone Sensor board.
This file contains the main resources for using the board:
- hardware configuration and initialization
- USB and virtual serial communication
#include "FullyDiff.h"
#include <stdlib.h>
/** LUFA CDC Class driver interface configuration and state information. This structure is
* passed to all CDC Class driver functions, so that multiple instances of the same class
* within a device can be differentiated from one another.
USBClassInf o_CDCDevicet FullyDif f _CDCInterf ace
{
.Conf ig=
{
.ControlInterfaceNumber
.DataINEndpointNumber
.DataINEndpointSize
.DataINEndpointDoubleBank
.Data0UTEndpointNumber
.DataOUTEndpointSize
.DataOUTEndpointDoubleBank
.Notif icationEndpointNumber
.NotificationEndpointSize
0,
= CDCTXEPNUM,
= CDCTXRXEPSIZE,
= false,
= CDCRXEPNUM,
= CDCTXRXEPSIZE,
= false,
= CDCNOTIFICATIONEPNUM,
= CDCNOTIFICATIONEPSIZE,
.NotificationEndpointDoubleBank = false,
},
/** Standard file stream for the CDC interface when set up, so that the virtual CDC COM port
can be
* used like any regular character stream in the C APIs
static FILE USBSerialStream;
/* Global Variables */
char ADC-buf [5]; //Array to consolidate ADC conversions
char lastPress 0;
bool debugFlag true;
125
*
*
*
*
*
*
45
50
55
60
65
70
75
80
85
// Generic bad input message
char *ErrStr = "Bad-Input.\r\n";
90
/** Main program entry point. This routine contains the overall program flow, including initial
* setup of all components and the main program loop.
int main(void)
95 {
SetupHardware(;
/* Create a regular character stream for the interface so that it can be used with the stdio.lh
functions */
CDCDeviceCreateStream(&FullyDif f _CDCInterf ace, &USBSerialStream);
100
//LEDsSetAllLEDs(LEDMASK-USBNOTREADY);
seiO;
for (;;)
105 {
CheckPE2(;
/* Must throw away unused bytes from the host, or it will lock up while waiting for
the device */
110
uint16_t BytesReceived = CDCDeviceBytesReceived(&FullyDiff _CDCInterf ace
if (BytesReceived)
{
115 int16_t recByte = CDCDeviceReceiveByte(&FullyDiffCDCInterf ace);
switch (recByte)
{
case 'A': // ADC Command
{
120 int16_t ADC-rec = 0;
if (debugFlag)
{
// Echo received command byte
125 CDCDeviceSendByte(&FullyDif f _CDCInterf ace,recByte);
CDCDeviceSendString(&FullyDif f _CDCInterf ace,":-\r\n");
}
// Receive channel byte and check if valid
130 ADC-rec = waitforByteO;
// Select a single ADC
126
if (ADC-rec >= '0' && ADCrec <= '6')
{
135 uint8_t chan = ADCrec-'0';
ADC-flush(;
ADC-read(chan);
ADC-response(; // Responds with 4 bytes
}
140
// Select all ADCs
else if (ADCrec 'a' ADCrec == A')
{
for (int i 0; i < 6; i++)
145 {
ADC-flush(;
ADC-read(i);
ADC-response(; // Responds with 4*6=24 bytes
}
150 }
/7 (Re)Configure ADCn
else if (ADCrec == 'w')
{
155 7/ placeholder for writing to ADC
}
// Invalid input
else
160 reportErrorO;
I
break;
case ' :
165 {
int16_t DDSrec = 0;
DDS-rec = waitforByte(;
if (checkHex(DDS-rec))
170 {
if (DDS-rec == '1')
{
DDSConf ig(6,OxOO100000);
175 DDSConf ig(7,OxOO100000);
I
else if (DDS-rec == '2')
{
DDSConf ig(6,0x00800000);
180 DDSConfig(7,0x00800000);
127
}
else
{
}
else if (DDSrec '3')
{
DDSConf ig(6,0x00100000);
DDS-Conf ig(7,0x00800000);
}
else if (DDS-rec == '0')
{
DDSConf ig(6,0);
DDS_ Conf ig(7,0);
}
185
190
195
200
205
210
}
CDC-Device-SendByte(&FullyDiffCDCInterface,DDS-rec);
CDCDeviceSendString(&FullyDiffCDCInterface," \r\n");
*/
}
break;
case 'D': // DDS Command
{
// Initialize DDS byte buffer
/7 1 Byte channel, 4 Byte data 5 bytes + NULL
char DDS-bytes[6];
int16_t DDS-rec = 0;
uint8_t DDS-chan = 0;
uintl6_t DDScom = 0;
// Wait for 4 incoming bytes and check if input is valid
for (int i = 0; i < 5; i++)
{
DDSrec = waitf orByteO;
if (checkHex(DDSrec))
{
// Save input if valid
DDS.bytes[i] = DDS.rec;
}
else
{
// Terminate buffer and exit
DDS-bytes[i] = \O';
reportErroro;
if not valid
128
reportErrorO;
break;
215
220
225
break;
230 }
}
// Terminate buffer
DDS-bytes[5]= '\0';
235
// Extract, convert, and write DDS channel and command from input
DDS-chan = (uint8-t) (DDS-bytes[0] & OxOF);
DDS-com = (uint16_t) strtou(&DDS-bytes[],NULL,16);
DDSSet (DDS.chan,DDS-com);
240
// Echo received DDS instruction
if (debugFlag)
{
fprintf (&USBSerialStream," DDS:-Chan:%X-Cominmand:%X\r\n",
DDS-chanDDScom);
245 }
}
break;
case 'p':
{
250 int16_t pwm-rec = 0;
pwm-rec = waitforByteO;
if (checkHex(pwmrrec))
{
255 if (pwmrrec == '1') 7/ Set PWM chans to 41.6kHz
{
OCROA = 0x17;
OCR1A = 0x0060;
OCR4C = OxCO;
260 OCR4B = OCR4C/2;
}
else if (pwmrec '2') 7/ Set PWM chans to 333kHz
{
OCROA = 0x02;
265 OCR1A = OxOQOC;
OCR4C = 0x18;
OCR4B = OCR4C/2;
}
else if (pwm-rec '3') 7/ PWM1: 41.6kHz, PWM2: 333kHz
270 {
OCROA = 0x02;
OCR1A = 0x0060;
OCR4C = 0x18;
OCR4B = OCR4C/2;
275 }
129
}
else
{
reportErrorO;
280 break;
}}
break;
case 'P': // PWM Command
285 {
CDCDeviceSendByte(&FullyDif f _CDCInterf ace,recByte);
CDCDevice._SendString(&FullyDif f _CDCInterf ace," \r\n");
char PWM-bytes[4];
290 int16_t PWMrec= 0;
for (int i = 0; i < 3; i++){
PWM-rec = waitf orByteo;
295 if (checkHex(PWM-rec))
{
PWM-bytes[i] = PWM-rec;
}
else
300 {
reportErrorO;
break;
}}
305 PWM-bytes[3] = '\O';
if (PWM-bytes[0] == '1')
{
OCROA = (uint8_t) strtoul(&PWM-bytes[1],NULL,16);
310 fprintf(&USBSerialStream," %d\r\n",(uint8-t) strtoul(&PWM-bytes
[1],NULL,16));
}
else if (PWM-bytes[0] == '2')
{
OCR1A = (uint8_t) strtoul(&PWM-bytes[1],NULL,16);
315 fprintf(&USBSerialStream,"%d\r\n",(uint8_t) strtoul(&PWM-bytes
[1],NULL,16));
}
else if (PWM-bytes[0] == '3')
OCR4C = (uint8_t) strtoul(&PWM-bytes[1],NULL,16);
320 OCR4B = OCR4C/2;
130
fprintf (&USBSerialStream," %d\r \n", (uint8_t) strtoul(&PWM-bytes
[1],NULL,16));
}
else
{
325 reportErrorO;
break;
}}
break;
330 }
}
else if (BytesReceived > 1)
{
char recBytes[BytesReceived+l1];
335
for (int i = 0; i < BytesReceived; i++)
{
recBytes[i] = CDCDeviceReceiveByte(&FullyDif f -CDCInterf ace);
}
340
CDCDeviceSendString(&FullyDiff _CDCInterf ace,recBytes);
}
CDCDeviceUSBTask(&FullyDiffCDCInterface);
USBUSBTask(;
345 }
}
void delay-ms(uint8_t count)
{
350 while (count--)
{
delay-ms(1);
}}
355
bool checkHex(intl6_t data)
{
if (data >= '0' && data <= '9')
{
360 return true;
}
else if (data >= 'a' && data <= T){
return true;
365 }
else if (data >= A' && data <= 'F')
{
131
return true;
}
370 else
return false;
}
void reportError(void)
375 {
debugCheckO;
//Clear CDC buffer and exit if input not valid
CDCDeviceFlush(&FullyDif f _CDCInterf ace);
380 CDCDeviceSendString(&FullyDif f -CDCInterf ace,ErrStr);
}
int16_t waitf orByte(void)
385 {
// Wait for an incoming byte
while (!(CDCDeviceBytesReceived(&FullyDiffCDCInterf ace))) {continue;}
// Receive incoming byte
390 return CDCDeviceReceiveByte(&FullyDif f _CDCInterf ace);
}
/* Configures the board hardware and chip peripherals */
void SetupHardware(void)
395 {
/* Disable watchdog if enabled by bootloader/fuses */
MCUSR &= ~(1 << WDRF);
wdt-disableO;
MCUCR = (1 << JTD);
400 MCUCR = (1 << JTD);
/* Disable clock division */
clock-prescale-set(clock-div_1);
405 /* Hardware Initialization */
//LEDsJnit(;
USBInito;
SPIInito;
410 /* Set up pin direction for button */
DDRE &= ~(1 << PE2);
PORTE 1= (1 << PE2);
/* Set up pin directions for CS and disable all chips */
415 DDRD = OxFF;
132
PORTD = OxFF;
/* Set up PWM for chopper channels */
PWMInit(;
420
/* Set up PWM on Status LEDs */
LEDs-PWMInit();
/* Set up Debug Mode */
425 DDRF &= ~(1 << PF7);
PORTF 1= (1 << PF7);
debugCheck(;
DDSInito;
430
}
/* Set lip PWM pins on board */
void PWMInit(void)
435 {
/* Set up directions for PWM pins */
DDRB (1 << PB5)1(1 << PB6)1(1 << PB7);
DDRC (1 << PC6);
440 /* Set up PWM for 8-bit TC0
OC0A on PB7 connected, toggle on compare match
WGM = 1 (ObO10), TOP=OCRA0
Prescaler: CLK/8
TCCROA = ObO1000010;
445 TCCR.OB = 0b00000010; *7
/* No prescaler: 0x00 = 8MHz, OxFF = 31.2kHz
* CLK/8: Ox00 = 1MHz, OxFF = 3.94kHz
* CLK/8: 0x02 = 333kHz, 0x18 = 40kHz
* CLK/8: 0x17 = 41.6kHz
450 */
TCCROA 0;
TCCROA (1<<WGM01);
TCCROB (1<<CS01);
OCROA = 0x02;
455 TCCROA 1= (1<<COMAO);
/* Set up PWM for 16-bit TC1, OClA on PB5
Use frequency and phase correct mode:
- Mode: Toggle OC1A on compare match (OC1x disconnected)
460 - WGM: Mode 9 (1001)
- Prescaler: CLK/1 (none)
- TCCR1A = ObO1000001;
- TCCR1B = ObOO010001; *
133
/* OCR.iA: 400kHz = Ox0A, 333.33kHz = OxOC, 40kHz 0x64, 41.6kHz 0x60 *7
465 // Chan: 40kHz
TCCR1A = 0;
TCCR1A = (1<<WGM10);
TCCR1B = (1<<WGM13)j(1<<CS10);
OCR1A = 0x0060;
470 TCCR1A 1= (1<<COM1A);
/* Set up PWM for 10-bit TC4, OC4B on PB6
Use frequency and phase correct mode:
- Mode:
475 - WGM:
- Prescaler: CLK/1 (none)
- TCCR4A = 0b00100000
- TCCR4B = ObOO000001
- TCCR4C = ObOO100000
480 - TCCR.4D = Ob00000001 *
/* OCR 4C (TOP): 400kHz = 0x14, 40kHz = OxC8,
OCR.4C (TOP): 333.33kHz = 0x18, 41.6kHz OxCO,
OCR,4B (MATCH): 50% Duty Cycle = OCR,4C/2 *7
7/ Chan: 400kHz
485 TCCR4A = (1<<COM4B1);
TCCR4B = (1 << CS40);
TCCR4C = (1<<COM4B1S);
TCCR4D = (1<<WGM40);
TCCR4A 1= (1 << PWM4B); //Enable PWM on OC4B
490 OCR4C = 0x18;
OCR4B = OCR4C/2;
/* Set up PWM for 4MHz DDS clock on TC3,
* Using OC3A on PC6 CTC mode,
495 * OCR3A: 0x01 = 4MHz, 0x02 = 2.67MHz, Ox18 320kHz
*/
TCCR3A = 0;
TCCR3B = (1<<WGM32)j(1<<CS30);
OCR3A = 0x02;
500 TCCR3A 1= (1<<COM3AO);
}
void SPIInit(void)
{
505 /* Set up SPI Data Directions:
- !SS (PBO): output
- MOSI (PB1): output
- SCK (PB2): output
- MISO (PB3): input
510 explicitly set !SS as output to ensure SPI configuration */
//DDRSPI = (1<<DD-MOSI)1(1<<DD-SCK);
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DDRB = ((1 << PBO) I (1 << PB) I (1 << PB2));
PORTB 1= (1 << PBO);
515 /* Enable SPI as Master with clock rate fck/16
Transmit MSB first (DORD=0), SCK low when idle (CPOL=0)
Sample data on trailing ( falling) edge (CPHA=1) */
//SPCR = (1<<SPE)1(1<<MSRT)1(1<<CPHA)1(1<<SPRO);
SPCR = ObO1010101;
520 }
uint8_t SPI transmit(uint8_t data)
{
/* Send data */
525 SPDR = data;
/* Wait for transmission complete */
while (!(SPSR & (1<<SPIF)));
530 /* Return received byte *7
return SPDR;
}
void ADC-read(uint8_t chan)
535 {
/* Sample data on trailing edge (CPHA=1)
May need to reconfigure sample edge depending on how MOSI data works */
//SPCR = ObO1010101;
SPCR = ObO1011101;
540
/* Chip Select Enable *7
PORTD &= ~(1 << chan);
/* Send dummy bytes over SPI and read back 4 byte conversion *7
545 for (int i = 0; i < 4; i++)
{
ADC-buf [i] = SPI_transmit(0x00);
}
550 /* Chip Select Disable *7
PORTD 1= (1 << chan);
}
void ADC-flush(void)
555 {
/* Clear ADC temp bytes and buffer*/
for (int i = 0; i < 4; i++)
{
ADC-buf [i] = 0;
135
I
I
void DDSSet(uint8_t chan, uint16_t data)
{
/* Ensure that only DDS can be selected */
if ((chan == PD6) 11 (chan PD7))
{
unsigned char dataH (data 8);
unsigned char dataL =(data & 0xFF);
/* Shift data on FALLING edge of SCK
SCK idles HIGH when FSYNC/CS goes low (mode 3) */
SPCR = ObO1011001;
/* Chip Select Enable */
PORTD &= ~(1 << chan);
/* Send DDS setup data (no
SPI-transmit (dataH);
SPItransmit(dataL);
/* Chip Select Disable *7
PORTD I= (1 << chan);
data to read back) */
I
/* Configures DDS with a 10kHz
void DDSInit(void)
{
/* Reset and Initialize *7
DDSSet(PD6, Ox2100);
//DDS-Set(PD7, 0x2100);
Write to frequency register
Fmclk 320kHz:
10kHz 0x00800000,
Fmclk 2.67MHz:
10.416kHz = OxOO100000,
83.3kHz 0x00800000,
125kHz OxOOCOOOOO,
and 100kHz sine wave on Ch. A and B */
(Fout,Fin):
* (~10khz, 4MHz) OxOOOA3D70, (~OOkHz, 4MHz) 0x00666666
* (~1OkHz, 5MHz) = 0x00083126, (~lOOkHz, 5MHz) = 0x0051EB85
*/
DDSFyreq(PD6,0,0x00800000);
136
560
565
570
575
I
580
585
590
595
600
605
/*
*
*
*
*
*
*
*
*
/* Write PHASE Reg *7
DDSPhase(PD6,0,0);
610
/* Exit Reset and Begin Output */
DDSSet(PD6, Ox2000);
//DDSSet(PD7, 0x2000);
}
615
void DDSConf ig(uint8_t chan, uint32_t f req)
{
DDSSet(chan, 0x2100);
DDSFreq(chan,0,f req);
620 DDSPhase(chan,0,0);
DDSSet (chan,0x2000);
I
void DDS_Freq(uint8_t en, uintl6_t reg, uint32_t freg)
625 {
7*
*
*
* freg is the 28 bit result of the following:
630 * freg = (fout/fnmclk)*2^28
*/
reg= (reg + 1) &0x03;
635 uint16_t fregL (reg << 14) (Ox3FFF & freg);
uint16_t fregH (reg << 14) (Ox3FFF & (freg >> 14));
DDSSet (en,f regL);
DDSSet(en,f regH);
640
//DDSSet(en,0x4000);
//DDSSet(en,0x4040);
}
645 void DDSPhase(uint8_t en, uintl6-t reg, uintl6_t preg)
{
7*
* The phase registers are written to with a 16-bit word.
* D15 and D14 are always 1, D13 selects PHASEO or PHASE1
650 * registers . D12 doesn't matter. The remaining 12 bits
* are preg.
*
* preg is the 12 bit result of the following:
* preg = (phase-shift*2^12)/(2*pi)
655 */
137
reg = (reg & Oxo1) << 13;
preg = (3 << 14) 1 reg I (OxOFFF & preg);
660 DDSSet(en,preg);
}
void debugCheck(void)
{
665 uint8_t PF7Stat = (PINF & (1 << PF7));
if (!PF7Stat)
{
debugFlag = true;
670 }
else
debugFlag false;
}
675 void CheckPE2(void)
{
uint8_t PE2Stat = (PINE & (1 << PE2));
char* ReportString = NULL;
static bool ActionSent = false;
680
if (!PE2Stat)
{
ADC-flush(;
ADC-read(1);
685
ReportString = "Button-Down\r\n";
}
else
ActionSent = false;
690
if ((ReportString != NULL) && (ActionSent false))
{
ActionSent true;
695 CDCDeviceSendString(&FullyDiffCDCInterf ace, ReportString);
ADC-responseO;
}
}
700 void ADC-response(void)
{
char ADC-chars[5];
138
// There are two methods for sending data over serial:
705 // Method 1: Using the CDCInterface
for (int i = 0; i < 4; i++)
{
sprintf (ADC_ chars,"%02X",ADC_buf [i]);
CDCDeviceSendString(&FullyDiff_CDCInterf ace, ADC-chars);
710 }
CDCDeviceSendString(&FullyDif f _CDCInterf ace,"\r\n");
// Method 2: Using the USBSerialStream
/*for (int i = 0; i < 4; i++)
715 {
fprintf (&USBSerialStream,"%XX",ADC-buf[i]);
}
CDC.DeviceSendString(&FullyDiffCDCInterface," \r\n");*/
}
720
/** Event handler for the library USB Connection event. */
void EVENTUSBDeviceConnect(void)
{
//LEDs-SetAllLEDs(LEDMASK _USBENUMER ATING);
725 LEDsSetBrightness(LEDSBLULOW);
}
/** Event handler for the library USB Disconnection event. *7
void EVENTUSBDeviceDisconnect(void)
730 {
//LEDsSetAlLEDs(LEDMASKUSB-NOTREADY);
LEDsSetBrightness(LEDSBLUHALF);
}
735 /** Event handler for the library USB Configuration Changed event. *7
void EVENTUSBDevice_ConfigurationChanged(void)
{
bool Conf igSuccess = true;
740 Conf igSuccess &= CDCDeviceConfigureEndpoints(&FullyDiff _CDCInterf ace);
//LEDs-SetAlLEDs(ConfigSuccess ? LEDMASKUSBREADY: LEDMASKUSBER.ORR);
LEDs_-SetBrightness(LEDSBLUConfigSuccess ? LOW : HIGH);
}
745
/** Event handler for the library USB Control Request reception event. *7
void EVENTUSBDeviceControlRequest(void)
{
CDCDeviceProcessControlRequest(&FullyDiff_CDCInterf ace);
750 }
139
140
Appendix B
Schematics and Boards
141
B.1 High Voltage Signal Source
B.1.1 Full Schematic
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B.1.3 Bill of Materials
Qty Value Parts
I 15mH LI
8 DIODE-DO-214AC Dl, D2, D3, D4, D5, D6, D7, D8
1 10 ROPTI
1 Jumper SJ2
1 Terminal PWR
13 .lu CB1, CB2, CB3, CB4, CB5, CB6, CB7, CB8, CB9, CBIO, CB11,
CB12, CB13
2 .luF CT3, CT5
2 iM RI, R16
1 1k R14
6 lu C3, C7, C10, C13, CB14, CB15
2 uF CT2, CT6
1 2.2uF CT4
1 10 R5
1 10k RP1
2 10k R2, R17
8 1Ou C2, C4, C5, C6, C8, C9, C11, C12
1 22uF CT1
1 50 R15
2 50k R3, R4
2 317T IC4, IC6
2 330pF CCl, CC2
2 337T IC5, IC7
4 OP27P IC1, IC2, IC8, IC9
1 OPA452/3S IC3
4 R1 R7, R9, RIO, R12
4 R2 R6, R8, R11, R13
2 BNC CON1, CON2
6 TPT-SMD GAIN2, GAIN3, HVDIV, INI, IN2, OP2
144
2 
3 
4-6
T
itl
e:
 S
en
se
 
E
le
ct
ro
de
 
(1 
o
f 
2)
F
ul
ly
 
D
if
fe
re
nt
ia
l 
S
ta
nd
al
on
e 
Se
ns
or
A B C D
0~
0 CD - C
A B D
M 0 CL 01 M
D
L i T'D
B Lu
p 
p
-
-
2 
*
 
2 e
E 
N
ot
es
: 
Fi
le
: 
di
ff-
pl
at
e-
m
ic
a 
E
-
Bo
th
 
s
hi
el
ds
 
gr
ou
nd
ed
, 
n
o
 
gr
ou
nd
 
lo
op
 i
f 
c
a
bl
es
 t
ui
st
ed
 a
n
d 
pa
irs
 
o
f 
jac
ks
 i
n 
c
lo
se
 p
ro
xi
m
ity
 
PE
V:
-
Ma
tch
 b
ot
h 
co
a
x 
le
ng
th
s 
fo
r 
bo
th
 c
ha
nn
el
s 
fo
r 
be
st
 p
ha
se
 
m
a
tc
hi
ng
 
BJ
 T
ho
m
ps
on
 
2-
M
ic
a
-
CM
PP 
Re
qui
red
 'I
fF
/4
pF
 
=
 
2.
5 
x 
10
^-
4
( m
in
. 
re
s
o
lu
tio
n 
) 
/ 
( 
ba
ck
gr
ou
nd
 c
a
p.
 t
o 
dr
iv
e 
e
le
ct
ro
de
 
> 
D
at
e:
 7
/1
5/
12
 1
0:
28
 P
M 
Sh
ee
t: 
1/1
1
2
3
4
6
r"IN
D
(~
 
-
!k
.O
 
.
0
1
7
............... ....
... ... ... ... ...... ...... ....... . ... ........ . ........ .. ............. . . .......... ..... .. ... . .. ...
0 0
0 0
0 a
0 0
9 0
0 0
0
0 0
a c
9/3/12 10:57 PM W.04 /home/bjthom28/Projects/Standalone-Sensor/Sensor and Code/peb-And-schematic/diff-al/diff-plate-
PCB Layout
146
II
o o
0 0
9/3/12 11:05 PM f=3.51 /home/bjthom28/Projects/Standalone_Sensor/Sensor and Code/pcbandschematicdiff_al/difftplate_
147
Bill of Materials
Qty Value Parts
5 .lu CB3, CB4, CB6, CB7, CB9
2 .01u CB5, CB8
2 lu CB1, CB2
1 10,1% R5
1 10k, .01% RI
1 22-23-2031 PWR
3 51, .05% R3, R4, R6
1 500, .05% R2
1 ADA4817-1 IC1
1 LT1806 IC2
1 MICA Cl
2 MMXC-CUT CON1, CON2
1 SMA-ONLY DRIVE
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Qty Value Parts
5 .lu CB3, CB4, CB6, CB7, CB9
2 .01u CB5, CB8
1 .01u, 1% C3
2 lu CB1, CB2
1 10,1% R5
1 10k, .01% RI
1 22-23-2031 PWR
3 51, .05% R3, R4, R6
2 220p, 1% C1, C2
1 500, .05% R2
1 ADA4817-1 ICd
1 LT1806 IC2
2 MMXC-CUT CONI, CON2
1 SMA-ONLY DRIVE
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B.3.3 Bill of Materials
Qty Value Parts
6 10k Pot RP1, RP2, RP3, RP4, RP6, RP7
18 Gain Adj. R22, R23, R36, R37, R50, R51, R64, R65, R74, R75, R94, R95, R108, R109,
R114, R115, R116, R117
1 5 MHz X1
6 Jumpers SJ1, SJ2, SJ3, SJ4, SJ5, SJ6
C76, C78, C80, CB1, CB2, CB4, CB5, CB7, CB8, CB10, CB11, CB13, CB14,
CB16, CB17, CB18, CB19, CB20, CB21, CB23, CB24, CB25, CB26, CB27,
63 .lu CB28, CB30, CB31, CB32, CB33, CB34, CB35, CB37, CB38, CB39, CB40,
CB45, CB46, CB47, CB58, CB59, CB60, CB61, CB63, CB64, CB65, CB66,
CB67, CB68, CB70, CB71, CB72, CB73, CB76, CB77, CB78, CB79, CB80,
CB81, CB87, CB89, CB90, CB92, CB93
8 .lu CB48, CB50, CB51, CB52, CB53, CB55, CB56, CB84
24 .lu, PPS C4, C5, C1o, Cl, C16, C17, C22, C23, C29, C31, C34, C36, C39, C41, C44,
C46, C52, C53, C58, C59, C65, C67, C70, C72
14 .Olu C77, C79, CB3, CB6, CB9, CB12, CB15, CB22, CB29, CB36, CB62, CB69,
CB88, CB91
24 .Olu, 1% C6, C7, C8, C9, C12, C13, C14, C15, C18, C19, C20, C21, C24, C25, C26, C27,
C54, C55, C56, C57, C60, C61, C62, C63
12 .Olu, 2% C28, C30, C33, C35, C38, C40, C43, C45, C64, C66, C69, C71
1 iM R7
2 1N4148S D3, D4
4 1k R76, R77, R78, R79
21 lu C32, C37, C42, C47, C48, C49, C50, C51, C68, C73, C74, C75, CB41, CB42,
CB43, CB44, CB49, CB74, CB75, CB82, CB85
2 10k, .01% Ri, R2
R14, R15, R16, R17, R18, R19, R20, R21, R28, R29, R30, R31, R32, R33, R34,
R35, R42, R43, R44, R45, R46, R47, R48, R49, R56, R57, R58, R59, R60, R61,
60 10k, 1% R62, R63, R66, R67, R68, R69, R70, R71, R72, R73, R86, R87, R88, R89, R90,
R91, R92, R93, R100, R101, R102, R103, R104, R105, R106, R107, R110, R111,
R112, R113
1 10n, 1% C3
1 22-23-2031 PWR
164
4 30, .1% R83, R85, R97, R99
2 33u CB54, CB57
2 33u CB83, CB86
2 34, .1% R81, R119
14 50, .1% R3, R5, RIO, R12, R24, R26, R38, R40, R52, R54, R82, R84, R96, R98
2 51, .05% R8, R9
6 74VHC74 IC22, IC23, IC37, IC38, IC40, IC41
1 loop, 1% C2
2 110, .1% R80, R118
1 180p, 1% Ci
3 250k RP5, RP8, RP9
10 500, .05% R4, R6, R11, R13, R25, R27, R39, R41, R53, R55
1 7805 IC26
1 7905 IC27
7 AD8138 ICd, IC5, IC8, ICi1, IC14, IC29, IC32
6 AD8230 IC7, I10, IC13, IC16, IC30, IC33
2 AD9837-10 IC42, IC43
1 ADR441 IC25
1 ATM32U4 ATMEGA32U4-BREAKOUT
5 LT1806 IC2, IC3, IC4, IC44, IC45
6 LTC2484 IC17, IC18, IC19, IC20, IC34, IC35
3 LTC6994-2 IC21, IC36, IC39
6 MAX4523 IC6, 1C9, 1C12, IC15, IC28, IC31
4 MMXC CONI, CON2, CON3, CON4
5 SMA CLKIN_40K, CLKIN_400K, CLKIN-VAR, DDSOUT, HVDIV
7 TPT AGND1, AGND2, AGND3, AGND4, AGND5, GND1, GND2
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Qty Value Parts
1 .lu C2
1 0 RI
1 1k R4
3 lu Cl, C5, CBl
2 lop C3, C4
1 16MHz Xl
2 22 R2, R3
2 100 R6, R7
1 ATMEGA32U4-AU ICd
1 LDO3.3 LDO
2 LED D1, D2
1 MICRO-USB-ZX62-B-5PA USB1
2 SW-C&K-KSC-JWING HWB, RST
1 TC2050-IDC-NL ISP
168
B.4.3 Bill of Materials
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[19] Analog Devices. AD8131 Low Distortion Differential ADC Driver, 2006. Rev. F.
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